1440b075bSKrzysztof Kozlowski# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
292c2b1c1SRob Herring# Copyright 2021, Arm Ltd
392c2b1c1SRob Herring%YAML 1.2
492c2b1c1SRob Herring---
5*45698208SRob Herring$id: http://devicetree.org/schemas/arm/arm,trace-buffer-extension.yaml#
6*45698208SRob Herring$schema: http://devicetree.org/meta-schemas/core.yaml#
792c2b1c1SRob Herring
892c2b1c1SRob Herringtitle: ARM Trace Buffer Extensions
992c2b1c1SRob Herring
1092c2b1c1SRob Herringmaintainers:
1192c2b1c1SRob Herring  - Anshuman Khandual <anshuman.khandual@arm.com>
1292c2b1c1SRob Herring
1392c2b1c1SRob Herringdescription: |
1492c2b1c1SRob Herring  Arm Trace Buffer Extension (TRBE) is a per CPU component
1592c2b1c1SRob Herring  for storing trace generated on the CPU to memory. It is
1692c2b1c1SRob Herring  accessed via CPU system registers. The software can verify
1792c2b1c1SRob Herring  if it is permitted to use the component by checking the
1892c2b1c1SRob Herring  TRBIDR register.
1992c2b1c1SRob Herring
2092c2b1c1SRob Herringproperties:
2192c2b1c1SRob Herring  $nodename:
22*45698208SRob Herring    const: trbe
23*45698208SRob Herring
2492c2b1c1SRob Herring  compatible:
2592c2b1c1SRob Herring    items:
2692c2b1c1SRob Herring      - const: arm,trace-buffer-extension
2792c2b1c1SRob Herring
2892c2b1c1SRob Herring  interrupts:
2992c2b1c1SRob Herring    description: |
3092c2b1c1SRob Herring       Exactly 1 PPI must be listed. For heterogeneous systems where
3192c2b1c1SRob Herring       TRBE is only supported on a subset of the CPUs, please consult
3292c2b1c1SRob Herring       the arm,gic-v3 binding for details on describing a PPI partition.
3392c2b1c1SRob Herring    maxItems: 1
3492c2b1c1SRob Herring
3592c2b1c1SRob Herringrequired:
3692c2b1c1SRob Herring  - compatible
3792c2b1c1SRob Herring  - interrupts
3892c2b1c1SRob Herring
3992c2b1c1SRob HerringadditionalProperties: false
4092c2b1c1SRob Herring
4192c2b1c1SRob Herringexamples:
4292c2b1c1SRob Herring
4392c2b1c1SRob Herring  - |
4492c2b1c1SRob Herring   #include <dt-bindings/interrupt-controller/arm-gic.h>
4592c2b1c1SRob Herring
4692c2b1c1SRob Herring   trbe {
4792c2b1c1SRob Herring     compatible = "arm,trace-buffer-extension";
4892c2b1c1SRob Herring     interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>;
4992c2b1c1SRob Herring   };
5092c2b1c1SRob Herring...
51