1 /* 2 * Copyright 2016 Advanced Micro Devices, Inc. 3 * 4 * Permission is hereby granted, free of charge, to any person obtaining a 5 * copy of this software and associated documentation files (the "Software"), 6 * to deal in the Software without restriction, including without limitation 7 * the rights to use, copy, modify, merge, publish, distribute, sublicense, 8 * and/or sell copies of the Software, and to permit persons to whom the 9 * Software is furnished to do so, subject to the following conditions: 10 * 11 * The above copyright notice and this permission notice shall be included in 12 * all copies or substantial portions of the Software. 13 * 14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR 18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, 19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR 20 * OTHER DEALINGS IN THE SOFTWARE. 21 * 22 * Authors: AMD 23 * 24 */ 25 #ifndef __DCE_HWSEQ_H__ 26 #define __DCE_HWSEQ_H__ 27 28 #include "dc_types.h" 29 30 #define HWSEQ_DCEF_REG_LIST_DCE8() \ 31 .DCFE_CLOCK_CONTROL[0] = mmCRTC0_CRTC_DCFE_CLOCK_CONTROL, \ 32 .DCFE_CLOCK_CONTROL[1] = mmCRTC1_CRTC_DCFE_CLOCK_CONTROL, \ 33 .DCFE_CLOCK_CONTROL[2] = mmCRTC2_CRTC_DCFE_CLOCK_CONTROL, \ 34 .DCFE_CLOCK_CONTROL[3] = mmCRTC3_CRTC_DCFE_CLOCK_CONTROL, \ 35 .DCFE_CLOCK_CONTROL[4] = mmCRTC4_CRTC_DCFE_CLOCK_CONTROL, \ 36 .DCFE_CLOCK_CONTROL[5] = mmCRTC5_CRTC_DCFE_CLOCK_CONTROL 37 38 #define HWSEQ_DCEF_REG_LIST() \ 39 SRII(DCFE_CLOCK_CONTROL, DCFE, 0), \ 40 SRII(DCFE_CLOCK_CONTROL, DCFE, 1), \ 41 SRII(DCFE_CLOCK_CONTROL, DCFE, 2), \ 42 SRII(DCFE_CLOCK_CONTROL, DCFE, 3), \ 43 SRII(DCFE_CLOCK_CONTROL, DCFE, 4), \ 44 SRII(DCFE_CLOCK_CONTROL, DCFE, 5), \ 45 SR(DC_MEM_GLOBAL_PWR_REQ_CNTL) 46 47 #define HWSEQ_BLND_REG_LIST() \ 48 SRII(BLND_V_UPDATE_LOCK, BLND, 0), \ 49 SRII(BLND_V_UPDATE_LOCK, BLND, 1), \ 50 SRII(BLND_V_UPDATE_LOCK, BLND, 2), \ 51 SRII(BLND_V_UPDATE_LOCK, BLND, 3), \ 52 SRII(BLND_V_UPDATE_LOCK, BLND, 4), \ 53 SRII(BLND_V_UPDATE_LOCK, BLND, 5), \ 54 SRII(BLND_CONTROL, BLND, 0), \ 55 SRII(BLND_CONTROL, BLND, 1), \ 56 SRII(BLND_CONTROL, BLND, 2), \ 57 SRII(BLND_CONTROL, BLND, 3), \ 58 SRII(BLND_CONTROL, BLND, 4), \ 59 SRII(BLND_CONTROL, BLND, 5) 60 61 #define HSWEQ_DCN_PIXEL_RATE_REG_LIST(blk, inst) \ 62 SRII(PIXEL_RATE_CNTL, blk, inst), \ 63 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, inst) 64 65 #define HWSEQ_PIXEL_RATE_REG_LIST(blk) \ 66 SRII(PIXEL_RATE_CNTL, blk, 0), \ 67 SRII(PIXEL_RATE_CNTL, blk, 1), \ 68 SRII(PIXEL_RATE_CNTL, blk, 2), \ 69 SRII(PIXEL_RATE_CNTL, blk, 3), \ 70 SRII(PIXEL_RATE_CNTL, blk, 4), \ 71 SRII(PIXEL_RATE_CNTL, blk, 5) 72 73 #define HWSEQ_PIXEL_RATE_REG_LIST_201(blk) \ 74 SRII(PIXEL_RATE_CNTL, blk, 0), \ 75 SRII(PIXEL_RATE_CNTL, blk, 1) 76 77 #define HWSEQ_PHYPLL_REG_LIST(blk) \ 78 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \ 79 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1), \ 80 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 2), \ 81 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 3), \ 82 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 4), \ 83 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 5) 84 85 #define HWSEQ_PIXEL_RATE_REG_LIST_3(blk) \ 86 SRII(PIXEL_RATE_CNTL, blk, 0), \ 87 SRII(PIXEL_RATE_CNTL, blk, 1),\ 88 SRII(PIXEL_RATE_CNTL, blk, 2),\ 89 SRII(PIXEL_RATE_CNTL, blk, 3), \ 90 SRII(PIXEL_RATE_CNTL, blk, 4), \ 91 SRII(PIXEL_RATE_CNTL, blk, 5) 92 93 #define HWSEQ_PHYPLL_REG_LIST_3(blk) \ 94 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \ 95 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1),\ 96 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 2),\ 97 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 3), \ 98 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 4), \ 99 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 5) 100 101 #define HWSEQ_PIXEL_RATE_REG_LIST_302(blk) \ 102 SRII(PIXEL_RATE_CNTL, blk, 0), \ 103 SRII(PIXEL_RATE_CNTL, blk, 1),\ 104 SRII(PIXEL_RATE_CNTL, blk, 2),\ 105 SRII(PIXEL_RATE_CNTL, blk, 3), \ 106 SRII(PIXEL_RATE_CNTL, blk, 4) 107 108 #define HWSEQ_PHYPLL_REG_LIST_302(blk) \ 109 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \ 110 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1),\ 111 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 2),\ 112 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 3), \ 113 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 4) 114 115 #define HWSEQ_PIXEL_RATE_REG_LIST_303(blk) \ 116 SRII(PIXEL_RATE_CNTL, blk, 0), \ 117 SRII(PIXEL_RATE_CNTL, blk, 1) 118 119 #define HWSEQ_PHYPLL_REG_LIST_303(blk) \ 120 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \ 121 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1) 122 123 124 #define HWSEQ_PHYPLL_REG_LIST_201(blk) \ 125 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 0), \ 126 SRII(PHYPLL_PIXEL_RATE_CNTL, blk, 1) 127 128 #define HWSEQ_DCE11_REG_LIST_BASE() \ 129 SR(DC_MEM_GLOBAL_PWR_REQ_CNTL), \ 130 SR(DCFEV_CLOCK_CONTROL), \ 131 SRII(DCFE_CLOCK_CONTROL, DCFE, 0), \ 132 SRII(DCFE_CLOCK_CONTROL, DCFE, 1), \ 133 SRII(CRTC_H_BLANK_START_END, CRTC, 0),\ 134 SRII(CRTC_H_BLANK_START_END, CRTC, 1),\ 135 SRII(BLND_V_UPDATE_LOCK, BLND, 0),\ 136 SRII(BLND_V_UPDATE_LOCK, BLND, 1),\ 137 SRII(BLND_CONTROL, BLND, 0),\ 138 SRII(BLND_CONTROL, BLND, 1),\ 139 SR(BLNDV_CONTROL),\ 140 HWSEQ_PIXEL_RATE_REG_LIST(CRTC) 141 142 #if defined(CONFIG_DRM_AMD_DC_SI) 143 #define HWSEQ_DCE6_REG_LIST() \ 144 HWSEQ_DCEF_REG_LIST_DCE8(), \ 145 HWSEQ_PIXEL_RATE_REG_LIST(CRTC) 146 #endif 147 148 #define HWSEQ_DCE8_REG_LIST() \ 149 HWSEQ_DCEF_REG_LIST_DCE8(), \ 150 HWSEQ_BLND_REG_LIST(), \ 151 HWSEQ_PIXEL_RATE_REG_LIST(CRTC) 152 153 #define HWSEQ_DCE10_REG_LIST() \ 154 HWSEQ_DCEF_REG_LIST(), \ 155 HWSEQ_BLND_REG_LIST(), \ 156 HWSEQ_PIXEL_RATE_REG_LIST(CRTC) 157 158 #define HWSEQ_ST_REG_LIST() \ 159 HWSEQ_DCE11_REG_LIST_BASE(), \ 160 .DCFE_CLOCK_CONTROL[2] = mmDCFEV_CLOCK_CONTROL, \ 161 .CRTC_H_BLANK_START_END[2] = mmCRTCV_H_BLANK_START_END, \ 162 .BLND_V_UPDATE_LOCK[2] = mmBLNDV_V_UPDATE_LOCK, \ 163 .BLND_CONTROL[2] = mmBLNDV_CONTROL 164 165 #define HWSEQ_CZ_REG_LIST() \ 166 HWSEQ_DCE11_REG_LIST_BASE(), \ 167 SRII(DCFE_CLOCK_CONTROL, DCFE, 2), \ 168 SRII(CRTC_H_BLANK_START_END, CRTC, 2), \ 169 SRII(BLND_V_UPDATE_LOCK, BLND, 2), \ 170 SRII(BLND_CONTROL, BLND, 2), \ 171 .DCFE_CLOCK_CONTROL[3] = mmDCFEV_CLOCK_CONTROL, \ 172 .CRTC_H_BLANK_START_END[3] = mmCRTCV_H_BLANK_START_END, \ 173 .BLND_V_UPDATE_LOCK[3] = mmBLNDV_V_UPDATE_LOCK, \ 174 .BLND_CONTROL[3] = mmBLNDV_CONTROL 175 176 #define HWSEQ_DCE120_REG_LIST() \ 177 HWSEQ_DCE10_REG_LIST(), \ 178 HWSEQ_PIXEL_RATE_REG_LIST(CRTC), \ 179 HWSEQ_PHYPLL_REG_LIST(CRTC), \ 180 SR(DCHUB_FB_LOCATION),\ 181 SR(DCHUB_AGP_BASE),\ 182 SR(DCHUB_AGP_BOT),\ 183 SR(DCHUB_AGP_TOP) 184 185 #define HWSEQ_VG20_REG_LIST() \ 186 HWSEQ_DCE120_REG_LIST(),\ 187 MMHUB_SR(MC_VM_XGMI_LFB_CNTL) 188 189 #define HWSEQ_DCE112_REG_LIST() \ 190 HWSEQ_DCE10_REG_LIST(), \ 191 HWSEQ_PIXEL_RATE_REG_LIST(CRTC), \ 192 HWSEQ_PHYPLL_REG_LIST(CRTC) 193 194 #define HWSEQ_DCN_REG_LIST()\ 195 SR(REFCLK_CNTL), \ 196 SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \ 197 SR(DIO_MEM_PWR_CTRL), \ 198 SR(DCCG_GATE_DISABLE_CNTL), \ 199 SR(DCCG_GATE_DISABLE_CNTL2), \ 200 SR(DCFCLK_CNTL),\ 201 SR(DCFCLK_CNTL), \ 202 SR(DC_MEM_GLOBAL_PWR_REQ_CNTL) 203 204 205 #define MMHUB_DCN_REG_LIST()\ 206 /* todo: get these from GVM instead of reading registers ourselves */\ 207 MMHUB_SR(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32),\ 208 MMHUB_SR(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32),\ 209 MMHUB_SR(VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32),\ 210 MMHUB_SR(VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32),\ 211 MMHUB_SR(VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32),\ 212 MMHUB_SR(VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32),\ 213 MMHUB_SR(VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32),\ 214 MMHUB_SR(VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32),\ 215 MMHUB_SR(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB),\ 216 MMHUB_SR(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB),\ 217 MMHUB_SR(MC_VM_SYSTEM_APERTURE_LOW_ADDR),\ 218 MMHUB_SR(MC_VM_SYSTEM_APERTURE_HIGH_ADDR) 219 220 221 #define HWSEQ_DCN1_REG_LIST()\ 222 HWSEQ_DCN_REG_LIST(), \ 223 MMHUB_DCN_REG_LIST(), \ 224 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \ 225 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \ 226 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 2), \ 227 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 3), \ 228 SR(DCHUBBUB_SDPIF_FB_BASE),\ 229 SR(DCHUBBUB_SDPIF_FB_OFFSET),\ 230 SR(DCHUBBUB_SDPIF_AGP_BASE),\ 231 SR(DCHUBBUB_SDPIF_AGP_BOT),\ 232 SR(DCHUBBUB_SDPIF_AGP_TOP),\ 233 SR(DOMAIN0_PG_CONFIG), \ 234 SR(DOMAIN1_PG_CONFIG), \ 235 SR(DOMAIN2_PG_CONFIG), \ 236 SR(DOMAIN3_PG_CONFIG), \ 237 SR(DOMAIN4_PG_CONFIG), \ 238 SR(DOMAIN5_PG_CONFIG), \ 239 SR(DOMAIN6_PG_CONFIG), \ 240 SR(DOMAIN7_PG_CONFIG), \ 241 SR(DOMAIN0_PG_STATUS), \ 242 SR(DOMAIN1_PG_STATUS), \ 243 SR(DOMAIN2_PG_STATUS), \ 244 SR(DOMAIN3_PG_STATUS), \ 245 SR(DOMAIN4_PG_STATUS), \ 246 SR(DOMAIN5_PG_STATUS), \ 247 SR(DOMAIN6_PG_STATUS), \ 248 SR(DOMAIN7_PG_STATUS), \ 249 SR(D1VGA_CONTROL), \ 250 SR(D2VGA_CONTROL), \ 251 SR(D3VGA_CONTROL), \ 252 SR(D4VGA_CONTROL), \ 253 SR(VGA_TEST_CONTROL), \ 254 SR(DC_IP_REQUEST_CNTL) 255 256 #define HWSEQ_DCN2_REG_LIST()\ 257 HWSEQ_DCN_REG_LIST(), \ 258 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \ 259 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \ 260 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 2), \ 261 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 3), \ 262 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 4), \ 263 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 5), \ 264 SR(MICROSECOND_TIME_BASE_DIV), \ 265 SR(MILLISECOND_TIME_BASE_DIV), \ 266 SR(DISPCLK_FREQ_CHANGE_CNTL), \ 267 SR(RBBMIF_TIMEOUT_DIS), \ 268 SR(RBBMIF_TIMEOUT_DIS_2), \ 269 SR(DCHUBBUB_CRC_CTRL), \ 270 SR(DPP_TOP0_DPP_CRC_CTRL), \ 271 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \ 272 SR(DPP_TOP0_DPP_CRC_VAL_R_G), \ 273 SR(MPC_CRC_CTRL), \ 274 SR(MPC_CRC_RESULT_GB), \ 275 SR(MPC_CRC_RESULT_C), \ 276 SR(MPC_CRC_RESULT_AR), \ 277 SR(DOMAIN0_PG_CONFIG), \ 278 SR(DOMAIN1_PG_CONFIG), \ 279 SR(DOMAIN2_PG_CONFIG), \ 280 SR(DOMAIN3_PG_CONFIG), \ 281 SR(DOMAIN4_PG_CONFIG), \ 282 SR(DOMAIN5_PG_CONFIG), \ 283 SR(DOMAIN6_PG_CONFIG), \ 284 SR(DOMAIN7_PG_CONFIG), \ 285 SR(DOMAIN8_PG_CONFIG), \ 286 SR(DOMAIN9_PG_CONFIG), \ 287 /* SR(DOMAIN10_PG_CONFIG), Navi1x HUBP5 not powergate-able*/\ 288 /* SR(DOMAIN11_PG_CONFIG), Navi1x DPP5 is not powergate-able */\ 289 SR(DOMAIN16_PG_CONFIG), \ 290 SR(DOMAIN17_PG_CONFIG), \ 291 SR(DOMAIN18_PG_CONFIG), \ 292 SR(DOMAIN19_PG_CONFIG), \ 293 SR(DOMAIN20_PG_CONFIG), \ 294 SR(DOMAIN21_PG_CONFIG), \ 295 SR(DOMAIN0_PG_STATUS), \ 296 SR(DOMAIN1_PG_STATUS), \ 297 SR(DOMAIN2_PG_STATUS), \ 298 SR(DOMAIN3_PG_STATUS), \ 299 SR(DOMAIN4_PG_STATUS), \ 300 SR(DOMAIN5_PG_STATUS), \ 301 SR(DOMAIN6_PG_STATUS), \ 302 SR(DOMAIN7_PG_STATUS), \ 303 SR(DOMAIN8_PG_STATUS), \ 304 SR(DOMAIN9_PG_STATUS), \ 305 SR(DOMAIN10_PG_STATUS), \ 306 SR(DOMAIN11_PG_STATUS), \ 307 SR(DOMAIN16_PG_STATUS), \ 308 SR(DOMAIN17_PG_STATUS), \ 309 SR(DOMAIN18_PG_STATUS), \ 310 SR(DOMAIN19_PG_STATUS), \ 311 SR(DOMAIN20_PG_STATUS), \ 312 SR(DOMAIN21_PG_STATUS), \ 313 SR(D1VGA_CONTROL), \ 314 SR(D2VGA_CONTROL), \ 315 SR(D3VGA_CONTROL), \ 316 SR(D4VGA_CONTROL), \ 317 SR(D5VGA_CONTROL), \ 318 SR(D6VGA_CONTROL), \ 319 SR(DC_IP_REQUEST_CNTL) 320 321 #define HWSEQ_DCN21_REG_LIST()\ 322 HWSEQ_DCN_REG_LIST(), \ 323 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \ 324 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \ 325 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 2), \ 326 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 3), \ 327 MMHUB_DCN_REG_LIST(), \ 328 SR(MICROSECOND_TIME_BASE_DIV), \ 329 SR(MILLISECOND_TIME_BASE_DIV), \ 330 SR(DISPCLK_FREQ_CHANGE_CNTL), \ 331 SR(RBBMIF_TIMEOUT_DIS), \ 332 SR(RBBMIF_TIMEOUT_DIS_2), \ 333 SR(DCHUBBUB_CRC_CTRL), \ 334 SR(DPP_TOP0_DPP_CRC_CTRL), \ 335 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \ 336 SR(DPP_TOP0_DPP_CRC_VAL_R_G), \ 337 SR(MPC_CRC_CTRL), \ 338 SR(MPC_CRC_RESULT_GB), \ 339 SR(MPC_CRC_RESULT_C), \ 340 SR(MPC_CRC_RESULT_AR), \ 341 SR(DOMAIN0_PG_CONFIG), \ 342 SR(DOMAIN1_PG_CONFIG), \ 343 SR(DOMAIN2_PG_CONFIG), \ 344 SR(DOMAIN3_PG_CONFIG), \ 345 SR(DOMAIN4_PG_CONFIG), \ 346 SR(DOMAIN5_PG_CONFIG), \ 347 SR(DOMAIN6_PG_CONFIG), \ 348 SR(DOMAIN7_PG_CONFIG), \ 349 SR(DOMAIN16_PG_CONFIG), \ 350 SR(DOMAIN17_PG_CONFIG), \ 351 SR(DOMAIN18_PG_CONFIG), \ 352 SR(DOMAIN0_PG_STATUS), \ 353 SR(DOMAIN1_PG_STATUS), \ 354 SR(DOMAIN2_PG_STATUS), \ 355 SR(DOMAIN3_PG_STATUS), \ 356 SR(DOMAIN4_PG_STATUS), \ 357 SR(DOMAIN5_PG_STATUS), \ 358 SR(DOMAIN6_PG_STATUS), \ 359 SR(DOMAIN7_PG_STATUS), \ 360 SR(DOMAIN16_PG_STATUS), \ 361 SR(DOMAIN17_PG_STATUS), \ 362 SR(DOMAIN18_PG_STATUS), \ 363 SR(D1VGA_CONTROL), \ 364 SR(D2VGA_CONTROL), \ 365 SR(D3VGA_CONTROL), \ 366 SR(D4VGA_CONTROL), \ 367 SR(D5VGA_CONTROL), \ 368 SR(D6VGA_CONTROL), \ 369 SR(DC_IP_REQUEST_CNTL) 370 371 #define HWSEQ_DCN201_REG_LIST()\ 372 HWSEQ_DCN_REG_LIST(), \ 373 HWSEQ_PIXEL_RATE_REG_LIST_201(OTG), \ 374 HWSEQ_PHYPLL_REG_LIST_201(OTG), \ 375 SR(MICROSECOND_TIME_BASE_DIV), \ 376 SR(MILLISECOND_TIME_BASE_DIV), \ 377 SR(DISPCLK_FREQ_CHANGE_CNTL), \ 378 SR(RBBMIF_TIMEOUT_DIS), \ 379 SR(RBBMIF_TIMEOUT_DIS_2), \ 380 SR(DCHUBBUB_CRC_CTRL), \ 381 SR(DPP_TOP0_DPP_CRC_CTRL), \ 382 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \ 383 SR(DPP_TOP0_DPP_CRC_VAL_R_G), \ 384 SR(MPC_CRC_CTRL), \ 385 SR(MPC_CRC_RESULT_GB), \ 386 SR(MPC_CRC_RESULT_C), \ 387 SR(MPC_CRC_RESULT_AR), \ 388 SR(AZALIA_AUDIO_DTO), \ 389 SR(AZALIA_CONTROLLER_CLOCK_GATING), \ 390 MMHUB_SR(MC_VM_FB_LOCATION_BASE), \ 391 MMHUB_SR(MC_VM_FB_LOCATION_TOP), \ 392 MMHUB_SR(MC_VM_FB_OFFSET) 393 394 #define HWSEQ_DCN30_REG_LIST()\ 395 HWSEQ_DCN2_REG_LIST(),\ 396 HWSEQ_DCN_REG_LIST(), \ 397 HWSEQ_PIXEL_RATE_REG_LIST_3(OTG), \ 398 HWSEQ_PHYPLL_REG_LIST_3(OTG), \ 399 SR(MICROSECOND_TIME_BASE_DIV), \ 400 SR(MILLISECOND_TIME_BASE_DIV), \ 401 SR(DISPCLK_FREQ_CHANGE_CNTL), \ 402 SR(RBBMIF_TIMEOUT_DIS), \ 403 SR(RBBMIF_TIMEOUT_DIS_2), \ 404 SR(DCHUBBUB_CRC_CTRL), \ 405 SR(DPP_TOP0_DPP_CRC_CTRL), \ 406 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \ 407 SR(DPP_TOP0_DPP_CRC_VAL_R_G), \ 408 SR(MPC_CRC_CTRL), \ 409 SR(MPC_CRC_RESULT_GB), \ 410 SR(MPC_CRC_RESULT_C), \ 411 SR(MPC_CRC_RESULT_AR), \ 412 SR(AZALIA_AUDIO_DTO), \ 413 SR(AZALIA_CONTROLLER_CLOCK_GATING), \ 414 SR(HPO_TOP_CLOCK_CONTROL), \ 415 SR(ODM_MEM_PWR_CTRL3), \ 416 SR(DMU_MEM_PWR_CNTL), \ 417 SR(MMHUBBUB_MEM_PWR_CNTL) 418 419 #define HWSEQ_DCN301_REG_LIST()\ 420 SR(REFCLK_CNTL), \ 421 SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \ 422 SR(DIO_MEM_PWR_CTRL), \ 423 SR(DCCG_GATE_DISABLE_CNTL), \ 424 SR(DCCG_GATE_DISABLE_CNTL2), \ 425 SR(DCFCLK_CNTL),\ 426 SR(DCFCLK_CNTL), \ 427 SR(DC_MEM_GLOBAL_PWR_REQ_CNTL), \ 428 SRII(PIXEL_RATE_CNTL, OTG, 0), \ 429 SRII(PIXEL_RATE_CNTL, OTG, 1),\ 430 SRII(PIXEL_RATE_CNTL, OTG, 2),\ 431 SRII(PIXEL_RATE_CNTL, OTG, 3),\ 432 SRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 0),\ 433 SRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 1),\ 434 SRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 2),\ 435 SRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 3),\ 436 SR(MICROSECOND_TIME_BASE_DIV), \ 437 SR(MILLISECOND_TIME_BASE_DIV), \ 438 SR(DISPCLK_FREQ_CHANGE_CNTL), \ 439 SR(RBBMIF_TIMEOUT_DIS), \ 440 SR(RBBMIF_TIMEOUT_DIS_2), \ 441 SR(DCHUBBUB_CRC_CTRL), \ 442 SR(DPP_TOP0_DPP_CRC_CTRL), \ 443 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \ 444 SR(DPP_TOP0_DPP_CRC_VAL_R_G), \ 445 SR(MPC_CRC_CTRL), \ 446 SR(MPC_CRC_RESULT_GB), \ 447 SR(MPC_CRC_RESULT_C), \ 448 SR(MPC_CRC_RESULT_AR), \ 449 SR(DOMAIN0_PG_CONFIG), \ 450 SR(DOMAIN1_PG_CONFIG), \ 451 SR(DOMAIN2_PG_CONFIG), \ 452 SR(DOMAIN3_PG_CONFIG), \ 453 SR(DOMAIN4_PG_CONFIG), \ 454 SR(DOMAIN5_PG_CONFIG), \ 455 SR(DOMAIN6_PG_CONFIG), \ 456 SR(DOMAIN7_PG_CONFIG), \ 457 SR(DOMAIN16_PG_CONFIG), \ 458 SR(DOMAIN17_PG_CONFIG), \ 459 SR(DOMAIN18_PG_CONFIG), \ 460 SR(DOMAIN0_PG_STATUS), \ 461 SR(DOMAIN1_PG_STATUS), \ 462 SR(DOMAIN2_PG_STATUS), \ 463 SR(DOMAIN3_PG_STATUS), \ 464 SR(DOMAIN4_PG_STATUS), \ 465 SR(DOMAIN5_PG_STATUS), \ 466 SR(DOMAIN6_PG_STATUS), \ 467 SR(DOMAIN7_PG_STATUS), \ 468 SR(DOMAIN16_PG_STATUS), \ 469 SR(DOMAIN17_PG_STATUS), \ 470 SR(DOMAIN18_PG_STATUS), \ 471 SR(D1VGA_CONTROL), \ 472 SR(D2VGA_CONTROL), \ 473 SR(D3VGA_CONTROL), \ 474 SR(D4VGA_CONTROL), \ 475 SR(D5VGA_CONTROL), \ 476 SR(D6VGA_CONTROL), \ 477 SR(DC_IP_REQUEST_CNTL), \ 478 SR(AZALIA_AUDIO_DTO), \ 479 SR(AZALIA_CONTROLLER_CLOCK_GATING) 480 481 #define HWSEQ_DCN302_REG_LIST()\ 482 HWSEQ_DCN_REG_LIST(), \ 483 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \ 484 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \ 485 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 2), \ 486 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 3), \ 487 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 4), \ 488 SR(MICROSECOND_TIME_BASE_DIV), \ 489 SR(MILLISECOND_TIME_BASE_DIV), \ 490 SR(DISPCLK_FREQ_CHANGE_CNTL), \ 491 SR(RBBMIF_TIMEOUT_DIS), \ 492 SR(RBBMIF_TIMEOUT_DIS_2), \ 493 SR(DCHUBBUB_CRC_CTRL), \ 494 SR(DPP_TOP0_DPP_CRC_CTRL), \ 495 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \ 496 SR(DPP_TOP0_DPP_CRC_VAL_R_G), \ 497 SR(MPC_CRC_CTRL), \ 498 SR(MPC_CRC_RESULT_GB), \ 499 SR(MPC_CRC_RESULT_C), \ 500 SR(MPC_CRC_RESULT_AR), \ 501 SR(DOMAIN0_PG_CONFIG), \ 502 SR(DOMAIN1_PG_CONFIG), \ 503 SR(DOMAIN2_PG_CONFIG), \ 504 SR(DOMAIN3_PG_CONFIG), \ 505 SR(DOMAIN4_PG_CONFIG), \ 506 SR(DOMAIN5_PG_CONFIG), \ 507 SR(DOMAIN6_PG_CONFIG), \ 508 SR(DOMAIN7_PG_CONFIG), \ 509 SR(DOMAIN8_PG_CONFIG), \ 510 SR(DOMAIN9_PG_CONFIG), \ 511 SR(DOMAIN16_PG_CONFIG), \ 512 SR(DOMAIN17_PG_CONFIG), \ 513 SR(DOMAIN18_PG_CONFIG), \ 514 SR(DOMAIN19_PG_CONFIG), \ 515 SR(DOMAIN20_PG_CONFIG), \ 516 SR(DOMAIN0_PG_STATUS), \ 517 SR(DOMAIN1_PG_STATUS), \ 518 SR(DOMAIN2_PG_STATUS), \ 519 SR(DOMAIN3_PG_STATUS), \ 520 SR(DOMAIN4_PG_STATUS), \ 521 SR(DOMAIN5_PG_STATUS), \ 522 SR(DOMAIN6_PG_STATUS), \ 523 SR(DOMAIN7_PG_STATUS), \ 524 SR(DOMAIN8_PG_STATUS), \ 525 SR(DOMAIN9_PG_STATUS), \ 526 SR(DOMAIN16_PG_STATUS), \ 527 SR(DOMAIN17_PG_STATUS), \ 528 SR(DOMAIN18_PG_STATUS), \ 529 SR(DOMAIN19_PG_STATUS), \ 530 SR(DOMAIN20_PG_STATUS), \ 531 SR(D1VGA_CONTROL), \ 532 SR(D2VGA_CONTROL), \ 533 SR(D3VGA_CONTROL), \ 534 SR(D4VGA_CONTROL), \ 535 SR(D5VGA_CONTROL), \ 536 SR(D6VGA_CONTROL), \ 537 SR(DC_IP_REQUEST_CNTL), \ 538 HWSEQ_PIXEL_RATE_REG_LIST_302(OTG), \ 539 HWSEQ_PHYPLL_REG_LIST_302(OTG), \ 540 SR(AZALIA_AUDIO_DTO), \ 541 SR(AZALIA_CONTROLLER_CLOCK_GATING), \ 542 SR(HPO_TOP_CLOCK_CONTROL) 543 544 #define HWSEQ_DCN303_REG_LIST() \ 545 HWSEQ_DCN_REG_LIST(), \ 546 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 0), \ 547 HSWEQ_DCN_PIXEL_RATE_REG_LIST(OTG, 1), \ 548 SR(MICROSECOND_TIME_BASE_DIV), \ 549 SR(MILLISECOND_TIME_BASE_DIV), \ 550 SR(DISPCLK_FREQ_CHANGE_CNTL), \ 551 SR(RBBMIF_TIMEOUT_DIS), \ 552 SR(RBBMIF_TIMEOUT_DIS_2), \ 553 SR(DCHUBBUB_CRC_CTRL), \ 554 SR(DPP_TOP0_DPP_CRC_CTRL), \ 555 SR(DPP_TOP0_DPP_CRC_VAL_B_A), \ 556 SR(DPP_TOP0_DPP_CRC_VAL_R_G), \ 557 SR(MPC_CRC_CTRL), \ 558 SR(MPC_CRC_RESULT_GB), \ 559 SR(MPC_CRC_RESULT_C), \ 560 SR(MPC_CRC_RESULT_AR), \ 561 SR(D1VGA_CONTROL), \ 562 SR(D2VGA_CONTROL), \ 563 SR(D3VGA_CONTROL), \ 564 SR(D4VGA_CONTROL), \ 565 SR(D5VGA_CONTROL), \ 566 SR(D6VGA_CONTROL), \ 567 HWSEQ_PIXEL_RATE_REG_LIST_303(OTG), \ 568 HWSEQ_PHYPLL_REG_LIST_303(OTG), \ 569 SR(AZALIA_AUDIO_DTO), \ 570 SR(AZALIA_CONTROLLER_CLOCK_GATING), \ 571 SR(HPO_TOP_CLOCK_CONTROL) 572 573 struct dce_hwseq_registers { 574 uint32_t DCFE_CLOCK_CONTROL[6]; 575 uint32_t DCFEV_CLOCK_CONTROL; 576 uint32_t DC_MEM_GLOBAL_PWR_REQ_CNTL; 577 uint32_t BLND_V_UPDATE_LOCK[6]; 578 uint32_t BLND_CONTROL[6]; 579 uint32_t BLNDV_CONTROL; 580 uint32_t CRTC_H_BLANK_START_END[6]; 581 uint32_t PIXEL_RATE_CNTL[6]; 582 uint32_t PHYPLL_PIXEL_RATE_CNTL[6]; 583 /*DCHUB*/ 584 uint32_t DCHUB_FB_LOCATION; 585 uint32_t DCHUB_AGP_BASE; 586 uint32_t DCHUB_AGP_BOT; 587 uint32_t DCHUB_AGP_TOP; 588 589 uint32_t REFCLK_CNTL; 590 591 uint32_t DCHUBBUB_GLOBAL_TIMER_CNTL; 592 uint32_t DCHUBBUB_SDPIF_FB_BASE; 593 uint32_t DCHUBBUB_SDPIF_FB_OFFSET; 594 uint32_t DCHUBBUB_SDPIF_AGP_BASE; 595 uint32_t DCHUBBUB_SDPIF_AGP_BOT; 596 uint32_t DCHUBBUB_SDPIF_AGP_TOP; 597 uint32_t DC_IP_REQUEST_CNTL; 598 uint32_t DOMAIN0_PG_CONFIG; 599 uint32_t DOMAIN1_PG_CONFIG; 600 uint32_t DOMAIN2_PG_CONFIG; 601 uint32_t DOMAIN3_PG_CONFIG; 602 uint32_t DOMAIN4_PG_CONFIG; 603 uint32_t DOMAIN5_PG_CONFIG; 604 uint32_t DOMAIN6_PG_CONFIG; 605 uint32_t DOMAIN7_PG_CONFIG; 606 uint32_t DOMAIN8_PG_CONFIG; 607 uint32_t DOMAIN9_PG_CONFIG; 608 uint32_t DOMAIN10_PG_CONFIG; 609 uint32_t DOMAIN11_PG_CONFIG; 610 uint32_t DOMAIN16_PG_CONFIG; 611 uint32_t DOMAIN17_PG_CONFIG; 612 uint32_t DOMAIN18_PG_CONFIG; 613 uint32_t DOMAIN19_PG_CONFIG; 614 uint32_t DOMAIN20_PG_CONFIG; 615 uint32_t DOMAIN21_PG_CONFIG; 616 uint32_t DOMAIN0_PG_STATUS; 617 uint32_t DOMAIN1_PG_STATUS; 618 uint32_t DOMAIN2_PG_STATUS; 619 uint32_t DOMAIN3_PG_STATUS; 620 uint32_t DOMAIN4_PG_STATUS; 621 uint32_t DOMAIN5_PG_STATUS; 622 uint32_t DOMAIN6_PG_STATUS; 623 uint32_t DOMAIN7_PG_STATUS; 624 uint32_t DOMAIN8_PG_STATUS; 625 uint32_t DOMAIN9_PG_STATUS; 626 uint32_t DOMAIN10_PG_STATUS; 627 uint32_t DOMAIN11_PG_STATUS; 628 uint32_t DOMAIN16_PG_STATUS; 629 uint32_t DOMAIN17_PG_STATUS; 630 uint32_t DOMAIN18_PG_STATUS; 631 uint32_t DOMAIN19_PG_STATUS; 632 uint32_t DOMAIN20_PG_STATUS; 633 uint32_t DOMAIN21_PG_STATUS; 634 uint32_t DIO_MEM_PWR_CTRL; 635 uint32_t DCCG_GATE_DISABLE_CNTL; 636 uint32_t DCCG_GATE_DISABLE_CNTL2; 637 uint32_t DCFCLK_CNTL; 638 uint32_t MICROSECOND_TIME_BASE_DIV; 639 uint32_t MILLISECOND_TIME_BASE_DIV; 640 uint32_t DISPCLK_FREQ_CHANGE_CNTL; 641 uint32_t RBBMIF_TIMEOUT_DIS; 642 uint32_t RBBMIF_TIMEOUT_DIS_2; 643 uint32_t DCHUBBUB_CRC_CTRL; 644 uint32_t DPP_TOP0_DPP_CRC_CTRL; 645 uint32_t DPP_TOP0_DPP_CRC_VAL_R_G; 646 uint32_t DPP_TOP0_DPP_CRC_VAL_B_A; 647 uint32_t MPC_CRC_CTRL; 648 uint32_t MPC_CRC_RESULT_GB; 649 uint32_t MPC_CRC_RESULT_C; 650 uint32_t MPC_CRC_RESULT_AR; 651 uint32_t D1VGA_CONTROL; 652 uint32_t D2VGA_CONTROL; 653 uint32_t D3VGA_CONTROL; 654 uint32_t D4VGA_CONTROL; 655 uint32_t D5VGA_CONTROL; 656 uint32_t D6VGA_CONTROL; 657 uint32_t VGA_TEST_CONTROL; 658 /* MMHUB registers. read only. temporary hack */ 659 uint32_t VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32; 660 uint32_t VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32; 661 uint32_t VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32; 662 uint32_t VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32; 663 uint32_t VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32; 664 uint32_t VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32; 665 uint32_t VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32; 666 uint32_t VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32; 667 uint32_t MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB; 668 uint32_t MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB; 669 uint32_t MC_VM_SYSTEM_APERTURE_LOW_ADDR; 670 uint32_t MC_VM_SYSTEM_APERTURE_HIGH_ADDR; 671 uint32_t MC_VM_XGMI_LFB_CNTL; 672 uint32_t AZALIA_AUDIO_DTO; 673 uint32_t AZALIA_CONTROLLER_CLOCK_GATING; 674 /* MMHUB VM */ 675 uint32_t MC_VM_FB_LOCATION_BASE; 676 uint32_t MC_VM_FB_LOCATION_TOP; 677 uint32_t MC_VM_FB_OFFSET; 678 uint32_t MMHUBBUB_MEM_PWR_CNTL; 679 uint32_t HPO_TOP_CLOCK_CONTROL; 680 uint32_t ODM_MEM_PWR_CTRL3; 681 uint32_t DMU_MEM_PWR_CNTL; 682 uint32_t DCHUBBUB_ARB_HOSTVM_CNTL; 683 uint32_t HPO_TOP_HW_CONTROL; 684 uint32_t DMU_CLK_CNTL; 685 uint32_t DCCG_GATE_DISABLE_CNTL5; 686 }; 687 /* set field name */ 688 #define HWS_SF(blk_name, reg_name, field_name, post_fix)\ 689 .field_name = blk_name ## reg_name ## __ ## field_name ## post_fix 690 691 #define HWS_SF1(blk_name, reg_name, field_name, post_fix)\ 692 .field_name = blk_name ## reg_name ## __ ## blk_name ## field_name ## post_fix 693 694 695 #define HWSEQ_DCEF_MASK_SH_LIST(mask_sh, blk)\ 696 HWS_SF(blk, CLOCK_CONTROL, DCFE_CLOCK_ENABLE, mask_sh),\ 697 SF(DC_MEM_GLOBAL_PWR_REQ_CNTL, DC_MEM_GLOBAL_PWR_REQ_DIS, mask_sh) 698 699 #define HWSEQ_BLND_MASK_SH_LIST(mask_sh, blk)\ 700 HWS_SF(blk, V_UPDATE_LOCK, BLND_DCP_GRPH_V_UPDATE_LOCK, mask_sh),\ 701 HWS_SF(blk, V_UPDATE_LOCK, BLND_SCL_V_UPDATE_LOCK, mask_sh),\ 702 HWS_SF(blk, V_UPDATE_LOCK, BLND_DCP_GRPH_SURF_V_UPDATE_LOCK, mask_sh),\ 703 HWS_SF(blk, V_UPDATE_LOCK, BLND_BLND_V_UPDATE_LOCK, mask_sh),\ 704 HWS_SF(blk, V_UPDATE_LOCK, BLND_V_UPDATE_LOCK_MODE, mask_sh),\ 705 HWS_SF(blk, CONTROL, BLND_FEEDTHROUGH_EN, mask_sh),\ 706 HWS_SF(blk, CONTROL, BLND_ALPHA_MODE, mask_sh),\ 707 HWS_SF(blk, CONTROL, BLND_MODE, mask_sh),\ 708 HWS_SF(blk, CONTROL, BLND_MULTIPLIED_MODE, mask_sh) 709 710 #define HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, blk)\ 711 HWS_SF1(blk, PIXEL_RATE_CNTL, PIXEL_RATE_SOURCE, mask_sh),\ 712 HWS_SF(blk, PIXEL_RATE_CNTL, DP_DTO0_ENABLE, mask_sh) 713 714 #define HWSEQ_PHYPLL_MASK_SH_LIST(mask_sh, blk)\ 715 HWS_SF1(blk, PHYPLL_PIXEL_RATE_CNTL, PHYPLL_PIXEL_RATE_SOURCE, mask_sh),\ 716 HWS_SF1(blk, PHYPLL_PIXEL_RATE_CNTL, PIXEL_RATE_PLL_SOURCE, mask_sh) 717 718 #if defined(CONFIG_DRM_AMD_DC_SI) 719 #define HWSEQ_DCE6_MASK_SH_LIST(mask_sh)\ 720 .DCFE_CLOCK_ENABLE = CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_CLOCK_ENABLE ## mask_sh, \ 721 HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_) 722 #endif 723 724 #define HWSEQ_DCE8_MASK_SH_LIST(mask_sh)\ 725 .DCFE_CLOCK_ENABLE = CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_CLOCK_ENABLE ## mask_sh, \ 726 HWS_SF(BLND_, V_UPDATE_LOCK, BLND_DCP_GRPH_V_UPDATE_LOCK, mask_sh),\ 727 HWS_SF(BLND_, V_UPDATE_LOCK, BLND_SCL_V_UPDATE_LOCK, mask_sh),\ 728 HWS_SF(BLND_, V_UPDATE_LOCK, BLND_DCP_GRPH_SURF_V_UPDATE_LOCK, mask_sh),\ 729 HWS_SF(BLND_, CONTROL, BLND_MODE, mask_sh),\ 730 HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_) 731 732 #define HWSEQ_DCE10_MASK_SH_LIST(mask_sh)\ 733 HWSEQ_DCEF_MASK_SH_LIST(mask_sh, DCFE_),\ 734 HWSEQ_BLND_MASK_SH_LIST(mask_sh, BLND_),\ 735 HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_) 736 737 #define HWSEQ_DCE11_MASK_SH_LIST(mask_sh)\ 738 HWSEQ_DCE10_MASK_SH_LIST(mask_sh),\ 739 SF(DCFEV_CLOCK_CONTROL, DCFEV_CLOCK_ENABLE, mask_sh),\ 740 HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_) 741 742 #define HWSEQ_DCE112_MASK_SH_LIST(mask_sh)\ 743 HWSEQ_DCE10_MASK_SH_LIST(mask_sh),\ 744 HWSEQ_PHYPLL_MASK_SH_LIST(mask_sh, CRTC0_) 745 746 #define HWSEQ_GFX9_DCHUB_MASK_SH_LIST(mask_sh)\ 747 SF(DCHUB_FB_LOCATION, FB_TOP, mask_sh),\ 748 SF(DCHUB_FB_LOCATION, FB_BASE, mask_sh),\ 749 SF(DCHUB_AGP_BASE, AGP_BASE, mask_sh),\ 750 SF(DCHUB_AGP_BOT, AGP_BOT, mask_sh),\ 751 SF(DCHUB_AGP_TOP, AGP_TOP, mask_sh) 752 753 #define HWSEQ_DCE12_MASK_SH_LIST(mask_sh)\ 754 HWSEQ_DCEF_MASK_SH_LIST(mask_sh, DCFE0_DCFE_),\ 755 HWSEQ_BLND_MASK_SH_LIST(mask_sh, BLND0_BLND_),\ 756 HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, CRTC0_),\ 757 HWSEQ_PHYPLL_MASK_SH_LIST(mask_sh, CRTC0_),\ 758 HWSEQ_GFX9_DCHUB_MASK_SH_LIST(mask_sh) 759 760 #define HWSEQ_VG20_MASK_SH_LIST(mask_sh)\ 761 HWSEQ_DCE12_MASK_SH_LIST(mask_sh),\ 762 HWS_SF(, MC_VM_XGMI_LFB_CNTL, PF_LFB_REGION, mask_sh),\ 763 HWS_SF(, MC_VM_XGMI_LFB_CNTL, PF_MAX_REGION, mask_sh) 764 765 #define HWSEQ_DCN_MASK_SH_LIST(mask_sh)\ 766 HWSEQ_PIXEL_RATE_MASK_SH_LIST(mask_sh, OTG0_),\ 767 HWS_SF1(OTG0_, PHYPLL_PIXEL_RATE_CNTL, PHYPLL_PIXEL_RATE_SOURCE, mask_sh), \ 768 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, mask_sh), \ 769 HWS_SF(, DCFCLK_CNTL, DCFCLK_GATE_DIS, mask_sh), \ 770 HWS_SF(, DC_MEM_GLOBAL_PWR_REQ_CNTL, DC_MEM_GLOBAL_PWR_REQ_DIS, mask_sh) 771 772 #define HWSEQ_DCN1_MASK_SH_LIST(mask_sh)\ 773 HWSEQ_DCN_MASK_SH_LIST(mask_sh), \ 774 HWS_SF1(OTG0_, PHYPLL_PIXEL_RATE_CNTL, PIXEL_RATE_PLL_SOURCE, mask_sh), \ 775 HWS_SF(, DCHUBBUB_SDPIF_FB_BASE, SDPIF_FB_BASE, mask_sh), \ 776 HWS_SF(, DCHUBBUB_SDPIF_FB_OFFSET, SDPIF_FB_OFFSET, mask_sh), \ 777 HWS_SF(, DCHUBBUB_SDPIF_AGP_BASE, SDPIF_AGP_BASE, mask_sh), \ 778 HWS_SF(, DCHUBBUB_SDPIF_AGP_BOT, SDPIF_AGP_BOT, mask_sh), \ 779 HWS_SF(, DCHUBBUB_SDPIF_AGP_TOP, SDPIF_AGP_TOP, mask_sh), \ 780 /* todo: get these from GVM instead of reading registers ourselves */\ 781 HWS_SF(, VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32, PAGE_DIRECTORY_ENTRY_HI32, mask_sh),\ 782 HWS_SF(, VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32, PAGE_DIRECTORY_ENTRY_LO32, mask_sh),\ 783 HWS_SF(, VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32, LOGICAL_PAGE_NUMBER_HI4, mask_sh),\ 784 HWS_SF(, VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32, LOGICAL_PAGE_NUMBER_LO32, mask_sh),\ 785 HWS_SF(, VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32, PHYSICAL_PAGE_ADDR_HI4, mask_sh),\ 786 HWS_SF(, VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32, PHYSICAL_PAGE_ADDR_LO32, mask_sh),\ 787 HWS_SF(, MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB, PHYSICAL_PAGE_NUMBER_MSB, mask_sh),\ 788 HWS_SF(, MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB, PHYSICAL_PAGE_NUMBER_LSB, mask_sh),\ 789 HWS_SF(, MC_VM_SYSTEM_APERTURE_LOW_ADDR, LOGICAL_ADDR, mask_sh),\ 790 HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \ 791 HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \ 792 HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \ 793 HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \ 794 HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \ 795 HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \ 796 HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \ 797 HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \ 798 HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \ 799 HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \ 800 HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \ 801 HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \ 802 HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \ 803 HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \ 804 HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \ 805 HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \ 806 HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \ 807 HWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \ 808 HWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \ 809 HWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \ 810 HWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \ 811 HWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \ 812 HWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \ 813 HWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \ 814 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \ 815 HWS_SF(, D1VGA_CONTROL, D1VGA_MODE_ENABLE, mask_sh),\ 816 HWS_SF(, D2VGA_CONTROL, D2VGA_MODE_ENABLE, mask_sh),\ 817 HWS_SF(, D3VGA_CONTROL, D3VGA_MODE_ENABLE, mask_sh),\ 818 HWS_SF(, D4VGA_CONTROL, D4VGA_MODE_ENABLE, mask_sh),\ 819 HWS_SF(, VGA_TEST_CONTROL, VGA_TEST_ENABLE, mask_sh),\ 820 HWS_SF(, VGA_TEST_CONTROL, VGA_TEST_RENDER_START, mask_sh) 821 822 #define HWSEQ_DCN2_MASK_SH_LIST(mask_sh)\ 823 HWSEQ_DCN_MASK_SH_LIST(mask_sh), \ 824 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \ 825 HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \ 826 HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \ 827 HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \ 828 HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \ 829 HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \ 830 HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \ 831 HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \ 832 HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \ 833 HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \ 834 HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \ 835 HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \ 836 HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \ 837 HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \ 838 HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \ 839 HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \ 840 HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \ 841 HWS_SF(, DOMAIN8_PG_CONFIG, DOMAIN8_POWER_FORCEON, mask_sh), \ 842 HWS_SF(, DOMAIN8_PG_CONFIG, DOMAIN8_POWER_GATE, mask_sh), \ 843 HWS_SF(, DOMAIN9_PG_CONFIG, DOMAIN9_POWER_FORCEON, mask_sh), \ 844 HWS_SF(, DOMAIN9_PG_CONFIG, DOMAIN9_POWER_GATE, mask_sh), \ 845 HWS_SF(, DOMAIN10_PG_CONFIG, DOMAIN10_POWER_FORCEON, mask_sh), \ 846 HWS_SF(, DOMAIN10_PG_CONFIG, DOMAIN10_POWER_GATE, mask_sh), \ 847 HWS_SF(, DOMAIN11_PG_CONFIG, DOMAIN11_POWER_FORCEON, mask_sh), \ 848 HWS_SF(, DOMAIN11_PG_CONFIG, DOMAIN11_POWER_GATE, mask_sh), \ 849 HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, mask_sh), \ 850 HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_GATE, mask_sh), \ 851 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \ 852 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \ 853 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \ 854 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \ 855 HWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN19_POWER_FORCEON, mask_sh), \ 856 HWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN19_POWER_GATE, mask_sh), \ 857 HWS_SF(, DOMAIN20_PG_CONFIG, DOMAIN20_POWER_FORCEON, mask_sh), \ 858 HWS_SF(, DOMAIN20_PG_CONFIG, DOMAIN20_POWER_GATE, mask_sh), \ 859 HWS_SF(, DOMAIN21_PG_CONFIG, DOMAIN21_POWER_FORCEON, mask_sh), \ 860 HWS_SF(, DOMAIN21_PG_CONFIG, DOMAIN21_POWER_GATE, mask_sh), \ 861 HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \ 862 HWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \ 863 HWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \ 864 HWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \ 865 HWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \ 866 HWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \ 867 HWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \ 868 HWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \ 869 HWS_SF(, DOMAIN8_PG_STATUS, DOMAIN8_PGFSM_PWR_STATUS, mask_sh), \ 870 HWS_SF(, DOMAIN9_PG_STATUS, DOMAIN9_PGFSM_PWR_STATUS, mask_sh), \ 871 HWS_SF(, DOMAIN10_PG_STATUS, DOMAIN10_PGFSM_PWR_STATUS, mask_sh), \ 872 HWS_SF(, DOMAIN11_PG_STATUS, DOMAIN11_PGFSM_PWR_STATUS, mask_sh), \ 873 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \ 874 HWS_SF(, DOMAIN17_PG_STATUS, DOMAIN17_PGFSM_PWR_STATUS, mask_sh), \ 875 HWS_SF(, DOMAIN18_PG_STATUS, DOMAIN18_PGFSM_PWR_STATUS, mask_sh), \ 876 HWS_SF(, DOMAIN19_PG_STATUS, DOMAIN19_PGFSM_PWR_STATUS, mask_sh), \ 877 HWS_SF(, DOMAIN20_PG_STATUS, DOMAIN20_PGFSM_PWR_STATUS, mask_sh), \ 878 HWS_SF(, DOMAIN21_PG_STATUS, DOMAIN21_PGFSM_PWR_STATUS, mask_sh), \ 879 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh) 880 881 #define HWSEQ_DCN21_MASK_SH_LIST(mask_sh)\ 882 HWSEQ_DCN_MASK_SH_LIST(mask_sh), \ 883 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \ 884 HWS_SF(, MMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32, PAGE_DIRECTORY_ENTRY_HI32, mask_sh),\ 885 HWS_SF(, MMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32, PAGE_DIRECTORY_ENTRY_LO32, mask_sh),\ 886 HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \ 887 HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \ 888 HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \ 889 HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \ 890 HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \ 891 HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \ 892 HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \ 893 HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \ 894 HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \ 895 HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \ 896 HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \ 897 HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \ 898 HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \ 899 HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \ 900 HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \ 901 HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \ 902 HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, mask_sh), \ 903 HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_GATE, mask_sh), \ 904 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \ 905 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \ 906 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \ 907 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \ 908 HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \ 909 HWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \ 910 HWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \ 911 HWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \ 912 HWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \ 913 HWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \ 914 HWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \ 915 HWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \ 916 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \ 917 HWS_SF(, DOMAIN17_PG_STATUS, DOMAIN17_PGFSM_PWR_STATUS, mask_sh), \ 918 HWS_SF(, DOMAIN18_PG_STATUS, DOMAIN18_PGFSM_PWR_STATUS, mask_sh), \ 919 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh) 920 921 #define HWSEQ_DCN201_MASK_SH_LIST(mask_sh)\ 922 HWSEQ_DCN_MASK_SH_LIST(mask_sh), \ 923 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \ 924 HWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh) 925 926 #define HWSEQ_DCN30_MASK_SH_LIST(mask_sh)\ 927 HWSEQ_DCN2_MASK_SH_LIST(mask_sh), \ 928 HWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh), \ 929 HWS_SF(, HPO_TOP_CLOCK_CONTROL, HPO_HDMISTREAMCLK_GATE_DIS, mask_sh), \ 930 HWS_SF(, ODM_MEM_PWR_CTRL3, ODM_MEM_UNASSIGNED_PWR_MODE, mask_sh), \ 931 HWS_SF(, ODM_MEM_PWR_CTRL3, ODM_MEM_VBLANK_PWR_MODE, mask_sh), \ 932 HWS_SF(, DMU_MEM_PWR_CNTL, DMCU_ERAM_MEM_PWR_FORCE, mask_sh), \ 933 HWS_SF(, MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, mask_sh) 934 935 #define HWSEQ_DCN301_MASK_SH_LIST(mask_sh)\ 936 HWSEQ_DCN_MASK_SH_LIST(mask_sh), \ 937 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \ 938 HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \ 939 HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \ 940 HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \ 941 HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \ 942 HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \ 943 HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \ 944 HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \ 945 HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \ 946 HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \ 947 HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \ 948 HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \ 949 HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \ 950 HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \ 951 HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \ 952 HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \ 953 HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \ 954 HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, mask_sh), \ 955 HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_GATE, mask_sh), \ 956 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \ 957 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \ 958 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \ 959 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \ 960 HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \ 961 HWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \ 962 HWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \ 963 HWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \ 964 HWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \ 965 HWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \ 966 HWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \ 967 HWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \ 968 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \ 969 HWS_SF(, DOMAIN17_PG_STATUS, DOMAIN17_PGFSM_PWR_STATUS, mask_sh), \ 970 HWS_SF(, DOMAIN18_PG_STATUS, DOMAIN18_PGFSM_PWR_STATUS, mask_sh), \ 971 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \ 972 HWS_SF(, PANEL_PWRSEQ0_CNTL, PANEL_BLON, mask_sh),\ 973 HWS_SF(, PANEL_PWRSEQ0_CNTL, PANEL_DIGON, mask_sh),\ 974 HWS_SF(, PANEL_PWRSEQ0_CNTL, PANEL_DIGON_OVRD, mask_sh),\ 975 HWS_SF(, PANEL_PWRSEQ0_STATE, PANEL_PWRSEQ_TARGET_STATE_R, mask_sh),\ 976 HWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh) 977 978 #define HWSEQ_DCN302_MASK_SH_LIST(mask_sh)\ 979 HWSEQ_DCN_MASK_SH_LIST(mask_sh), \ 980 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \ 981 HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, mask_sh), \ 982 HWS_SF(, DOMAIN0_PG_CONFIG, DOMAIN0_POWER_GATE, mask_sh), \ 983 HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, mask_sh), \ 984 HWS_SF(, DOMAIN1_PG_CONFIG, DOMAIN1_POWER_GATE, mask_sh), \ 985 HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, mask_sh), \ 986 HWS_SF(, DOMAIN2_PG_CONFIG, DOMAIN2_POWER_GATE, mask_sh), \ 987 HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, mask_sh), \ 988 HWS_SF(, DOMAIN3_PG_CONFIG, DOMAIN3_POWER_GATE, mask_sh), \ 989 HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, mask_sh), \ 990 HWS_SF(, DOMAIN4_PG_CONFIG, DOMAIN4_POWER_GATE, mask_sh), \ 991 HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, mask_sh), \ 992 HWS_SF(, DOMAIN5_PG_CONFIG, DOMAIN5_POWER_GATE, mask_sh), \ 993 HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, mask_sh), \ 994 HWS_SF(, DOMAIN6_PG_CONFIG, DOMAIN6_POWER_GATE, mask_sh), \ 995 HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, mask_sh), \ 996 HWS_SF(, DOMAIN7_PG_CONFIG, DOMAIN7_POWER_GATE, mask_sh), \ 997 HWS_SF(, DOMAIN8_PG_CONFIG, DOMAIN8_POWER_FORCEON, mask_sh), \ 998 HWS_SF(, DOMAIN8_PG_CONFIG, DOMAIN8_POWER_GATE, mask_sh), \ 999 HWS_SF(, DOMAIN9_PG_CONFIG, DOMAIN9_POWER_FORCEON, mask_sh), \ 1000 HWS_SF(, DOMAIN9_PG_CONFIG, DOMAIN9_POWER_GATE, mask_sh), \ 1001 HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, mask_sh), \ 1002 HWS_SF(, DOMAIN16_PG_CONFIG, DOMAIN16_POWER_GATE, mask_sh), \ 1003 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \ 1004 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \ 1005 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \ 1006 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \ 1007 HWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN19_POWER_FORCEON, mask_sh), \ 1008 HWS_SF(, DOMAIN19_PG_CONFIG, DOMAIN19_POWER_GATE, mask_sh), \ 1009 HWS_SF(, DOMAIN20_PG_CONFIG, DOMAIN20_POWER_FORCEON, mask_sh), \ 1010 HWS_SF(, DOMAIN20_PG_CONFIG, DOMAIN20_POWER_GATE, mask_sh), \ 1011 HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \ 1012 HWS_SF(, DOMAIN1_PG_STATUS, DOMAIN1_PGFSM_PWR_STATUS, mask_sh), \ 1013 HWS_SF(, DOMAIN2_PG_STATUS, DOMAIN2_PGFSM_PWR_STATUS, mask_sh), \ 1014 HWS_SF(, DOMAIN3_PG_STATUS, DOMAIN3_PGFSM_PWR_STATUS, mask_sh), \ 1015 HWS_SF(, DOMAIN4_PG_STATUS, DOMAIN4_PGFSM_PWR_STATUS, mask_sh), \ 1016 HWS_SF(, DOMAIN5_PG_STATUS, DOMAIN5_PGFSM_PWR_STATUS, mask_sh), \ 1017 HWS_SF(, DOMAIN6_PG_STATUS, DOMAIN6_PGFSM_PWR_STATUS, mask_sh), \ 1018 HWS_SF(, DOMAIN7_PG_STATUS, DOMAIN7_PGFSM_PWR_STATUS, mask_sh), \ 1019 HWS_SF(, DOMAIN8_PG_STATUS, DOMAIN8_PGFSM_PWR_STATUS, mask_sh), \ 1020 HWS_SF(, DOMAIN9_PG_STATUS, DOMAIN9_PGFSM_PWR_STATUS, mask_sh), \ 1021 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \ 1022 HWS_SF(, DOMAIN17_PG_STATUS, DOMAIN17_PGFSM_PWR_STATUS, mask_sh), \ 1023 HWS_SF(, DOMAIN18_PG_STATUS, DOMAIN18_PGFSM_PWR_STATUS, mask_sh), \ 1024 HWS_SF(, DOMAIN19_PG_STATUS, DOMAIN19_PGFSM_PWR_STATUS, mask_sh), \ 1025 HWS_SF(, DOMAIN20_PG_STATUS, DOMAIN20_PGFSM_PWR_STATUS, mask_sh), \ 1026 HWS_SF(, DC_IP_REQUEST_CNTL, IP_REQUEST_EN, mask_sh), \ 1027 HWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh), \ 1028 HWS_SF(, HPO_TOP_CLOCK_CONTROL, HPO_HDMISTREAMCLK_GATE_DIS, mask_sh) 1029 1030 #define HWSEQ_DCN303_MASK_SH_LIST(mask_sh) \ 1031 HWSEQ_DCN_MASK_SH_LIST(mask_sh), \ 1032 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \ 1033 HWS_SF(, AZALIA_AUDIO_DTO, AZALIA_AUDIO_DTO_MODULE, mask_sh), \ 1034 HWS_SF(, HPO_TOP_CLOCK_CONTROL, HPO_HDMISTREAMCLK_GATE_DIS, mask_sh) 1035 1036 #define HWSEQ_REG_FIELD_LIST(type) \ 1037 type DCFE_CLOCK_ENABLE; \ 1038 type DCFEV_CLOCK_ENABLE; \ 1039 type DC_MEM_GLOBAL_PWR_REQ_DIS; \ 1040 type BLND_DCP_GRPH_V_UPDATE_LOCK; \ 1041 type BLND_SCL_V_UPDATE_LOCK; \ 1042 type BLND_DCP_GRPH_SURF_V_UPDATE_LOCK; \ 1043 type BLND_BLND_V_UPDATE_LOCK; \ 1044 type BLND_V_UPDATE_LOCK_MODE; \ 1045 type BLND_FEEDTHROUGH_EN; \ 1046 type BLND_ALPHA_MODE; \ 1047 type BLND_MODE; \ 1048 type BLND_MULTIPLIED_MODE; \ 1049 type DP_DTO0_ENABLE; \ 1050 type PIXEL_RATE_SOURCE; \ 1051 type PHYPLL_PIXEL_RATE_SOURCE; \ 1052 type PIXEL_RATE_PLL_SOURCE; \ 1053 /* todo: get these from GVM instead of reading registers ourselves */\ 1054 type PAGE_DIRECTORY_ENTRY_HI32;\ 1055 type PAGE_DIRECTORY_ENTRY_LO32;\ 1056 type LOGICAL_PAGE_NUMBER_HI4;\ 1057 type LOGICAL_PAGE_NUMBER_LO32;\ 1058 type PHYSICAL_PAGE_ADDR_HI4;\ 1059 type PHYSICAL_PAGE_ADDR_LO32;\ 1060 type PHYSICAL_PAGE_NUMBER_MSB;\ 1061 type PHYSICAL_PAGE_NUMBER_LSB;\ 1062 type LOGICAL_ADDR; \ 1063 type PF_LFB_REGION;\ 1064 type PF_MAX_REGION;\ 1065 type ENABLE_L1_TLB;\ 1066 type SYSTEM_ACCESS_MODE; 1067 1068 #define HWSEQ_DCN_REG_FIELD_LIST(type) \ 1069 type HUBP_VTG_SEL; \ 1070 type HUBP_CLOCK_ENABLE; \ 1071 type DPP_CLOCK_ENABLE; \ 1072 type SDPIF_FB_BASE;\ 1073 type SDPIF_FB_OFFSET;\ 1074 type SDPIF_AGP_BASE;\ 1075 type SDPIF_AGP_BOT;\ 1076 type SDPIF_AGP_TOP;\ 1077 type FB_TOP;\ 1078 type FB_BASE;\ 1079 type FB_OFFSET;\ 1080 type AGP_BASE;\ 1081 type AGP_BOT;\ 1082 type AGP_TOP;\ 1083 type DCHUBBUB_GLOBAL_TIMER_ENABLE; \ 1084 type OPP_PIPE_CLOCK_EN;\ 1085 type IP_REQUEST_EN; \ 1086 type DOMAIN0_POWER_FORCEON; \ 1087 type DOMAIN0_POWER_GATE; \ 1088 type DOMAIN1_POWER_FORCEON; \ 1089 type DOMAIN1_POWER_GATE; \ 1090 type DOMAIN2_POWER_FORCEON; \ 1091 type DOMAIN2_POWER_GATE; \ 1092 type DOMAIN3_POWER_FORCEON; \ 1093 type DOMAIN3_POWER_GATE; \ 1094 type DOMAIN4_POWER_FORCEON; \ 1095 type DOMAIN4_POWER_GATE; \ 1096 type DOMAIN5_POWER_FORCEON; \ 1097 type DOMAIN5_POWER_GATE; \ 1098 type DOMAIN6_POWER_FORCEON; \ 1099 type DOMAIN6_POWER_GATE; \ 1100 type DOMAIN7_POWER_FORCEON; \ 1101 type DOMAIN7_POWER_GATE; \ 1102 type DOMAIN8_POWER_FORCEON; \ 1103 type DOMAIN8_POWER_GATE; \ 1104 type DOMAIN9_POWER_FORCEON; \ 1105 type DOMAIN9_POWER_GATE; \ 1106 type DOMAIN10_POWER_FORCEON; \ 1107 type DOMAIN10_POWER_GATE; \ 1108 type DOMAIN11_POWER_FORCEON; \ 1109 type DOMAIN11_POWER_GATE; \ 1110 type DOMAIN16_POWER_FORCEON; \ 1111 type DOMAIN16_POWER_GATE; \ 1112 type DOMAIN17_POWER_FORCEON; \ 1113 type DOMAIN17_POWER_GATE; \ 1114 type DOMAIN18_POWER_FORCEON; \ 1115 type DOMAIN18_POWER_GATE; \ 1116 type DOMAIN19_POWER_FORCEON; \ 1117 type DOMAIN19_POWER_GATE; \ 1118 type DOMAIN20_POWER_FORCEON; \ 1119 type DOMAIN20_POWER_GATE; \ 1120 type DOMAIN21_POWER_FORCEON; \ 1121 type DOMAIN21_POWER_GATE; \ 1122 type DOMAIN0_PGFSM_PWR_STATUS; \ 1123 type DOMAIN1_PGFSM_PWR_STATUS; \ 1124 type DOMAIN2_PGFSM_PWR_STATUS; \ 1125 type DOMAIN3_PGFSM_PWR_STATUS; \ 1126 type DOMAIN4_PGFSM_PWR_STATUS; \ 1127 type DOMAIN5_PGFSM_PWR_STATUS; \ 1128 type DOMAIN6_PGFSM_PWR_STATUS; \ 1129 type DOMAIN7_PGFSM_PWR_STATUS; \ 1130 type DOMAIN8_PGFSM_PWR_STATUS; \ 1131 type DOMAIN9_PGFSM_PWR_STATUS; \ 1132 type DOMAIN10_PGFSM_PWR_STATUS; \ 1133 type DOMAIN11_PGFSM_PWR_STATUS; \ 1134 type DOMAIN16_PGFSM_PWR_STATUS; \ 1135 type DOMAIN17_PGFSM_PWR_STATUS; \ 1136 type DOMAIN18_PGFSM_PWR_STATUS; \ 1137 type DOMAIN19_PGFSM_PWR_STATUS; \ 1138 type DOMAIN20_PGFSM_PWR_STATUS; \ 1139 type DOMAIN21_PGFSM_PWR_STATUS; \ 1140 type DCFCLK_GATE_DIS; \ 1141 type DCHUBBUB_GLOBAL_TIMER_REFDIV; \ 1142 type VGA_TEST_ENABLE; \ 1143 type VGA_TEST_RENDER_START; \ 1144 type D1VGA_MODE_ENABLE; \ 1145 type D2VGA_MODE_ENABLE; \ 1146 type D3VGA_MODE_ENABLE; \ 1147 type D4VGA_MODE_ENABLE; \ 1148 type AZALIA_AUDIO_DTO_MODULE; \ 1149 type ODM_MEM_UNASSIGNED_PWR_MODE; \ 1150 type ODM_MEM_VBLANK_PWR_MODE; \ 1151 type DMCU_ERAM_MEM_PWR_FORCE; \ 1152 type VGA_MEM_PWR_FORCE; 1153 1154 #define HWSEQ_DCN3_REG_FIELD_LIST(type) \ 1155 type HPO_HDMISTREAMCLK_GATE_DIS; 1156 1157 #define HWSEQ_DCN301_REG_FIELD_LIST(type) \ 1158 type PANEL_BLON;\ 1159 type PANEL_DIGON;\ 1160 type PANEL_DIGON_OVRD;\ 1161 type PANEL_PWRSEQ_TARGET_STATE_R; 1162 1163 #define HWSEQ_DCN31_REG_FIELD_LIST(type) \ 1164 type DOMAIN_POWER_FORCEON;\ 1165 type DOMAIN_POWER_GATE;\ 1166 type DOMAIN_PGFSM_PWR_STATUS;\ 1167 type HPO_HDMISTREAMCLK_G_GATE_DIS;\ 1168 type DISABLE_HOSTVM_FORCE_ALLOW_PSTATE;\ 1169 type I2C_LIGHT_SLEEP_FORCE;\ 1170 type HPO_IO_EN; 1171 1172 #define HWSEQ_DCN35_REG_FIELD_LIST(type) \ 1173 type DISPCLK_R_DMU_GATE_DIS;\ 1174 type DISPCLK_G_RBBMIF_GATE_DIS;\ 1175 type RBBMIF_FGCG_REP_DIS;\ 1176 type IHC_FGCG_REP_DIS;\ 1177 type DPREFCLK_ALLOW_DS_CLKSTOP;\ 1178 type DISPCLK_ALLOW_DS_CLKSTOP;\ 1179 type DPPCLK_ALLOW_DS_CLKSTOP;\ 1180 type DTBCLK_ALLOW_DS_CLKSTOP;\ 1181 type DCFCLK_ALLOW_DS_CLKSTOP;\ 1182 type DPIACLK_ALLOW_DS_CLKSTOP;\ 1183 type LONO_FGCG_REP_DIS;\ 1184 type LONO_DISPCLK_GATE_DISABLE;\ 1185 type LONO_SOCCLK_GATE_DISABLE;\ 1186 type LONO_DMCUBCLK_GATE_DISABLE;\ 1187 type SYMCLKA_FE_GATE_DISABLE;\ 1188 type SYMCLKB_FE_GATE_DISABLE;\ 1189 type SYMCLKC_FE_GATE_DISABLE;\ 1190 type SYMCLKD_FE_GATE_DISABLE;\ 1191 type SYMCLKE_FE_GATE_DISABLE;\ 1192 type HDMICHARCLK0_GATE_DISABLE;\ 1193 type SYMCLKA_GATE_DISABLE;\ 1194 type SYMCLKB_GATE_DISABLE;\ 1195 type SYMCLKC_GATE_DISABLE;\ 1196 type SYMCLKD_GATE_DISABLE;\ 1197 type SYMCLKE_GATE_DISABLE;\ 1198 type PHYASYMCLK_ROOT_GATE_DISABLE;\ 1199 type PHYBSYMCLK_ROOT_GATE_DISABLE;\ 1200 type PHYCSYMCLK_ROOT_GATE_DISABLE;\ 1201 type PHYDSYMCLK_ROOT_GATE_DISABLE;\ 1202 type PHYESYMCLK_ROOT_GATE_DISABLE; 1203 1204 struct dce_hwseq_shift { 1205 HWSEQ_REG_FIELD_LIST(uint8_t) 1206 HWSEQ_DCN_REG_FIELD_LIST(uint8_t) 1207 HWSEQ_DCN3_REG_FIELD_LIST(uint8_t) 1208 HWSEQ_DCN301_REG_FIELD_LIST(uint8_t) 1209 HWSEQ_DCN31_REG_FIELD_LIST(uint8_t) 1210 HWSEQ_DCN35_REG_FIELD_LIST(uint8_t) 1211 }; 1212 1213 struct dce_hwseq_mask { 1214 HWSEQ_REG_FIELD_LIST(uint32_t) 1215 HWSEQ_DCN_REG_FIELD_LIST(uint32_t) 1216 HWSEQ_DCN3_REG_FIELD_LIST(uint32_t) 1217 HWSEQ_DCN301_REG_FIELD_LIST(uint32_t) 1218 HWSEQ_DCN31_REG_FIELD_LIST(uint32_t) 1219 HWSEQ_DCN35_REG_FIELD_LIST(uint32_t) 1220 }; 1221 1222 1223 enum blnd_mode { 1224 BLND_MODE_CURRENT_PIPE = 0,/* Data from current pipe only */ 1225 BLND_MODE_OTHER_PIPE, /* Data from other pipe only */ 1226 BLND_MODE_BLENDING,/* Alpha blending - blend 'current' and 'other' */ 1227 }; 1228 1229 struct dce_hwseq; 1230 struct pipe_ctx; 1231 struct clock_source; 1232 1233 void dce_enable_fe_clock(struct dce_hwseq *hwss, 1234 unsigned int inst, bool enable); 1235 1236 void dce_pipe_control_lock(struct dc *dc, 1237 struct pipe_ctx *pipe, 1238 bool lock); 1239 1240 void dce_set_blender_mode(struct dce_hwseq *hws, 1241 unsigned int blnd_inst, enum blnd_mode mode); 1242 1243 #if defined(CONFIG_DRM_AMD_DC_SI) 1244 void dce60_pipe_control_lock(struct dc *dc, 1245 struct pipe_ctx *pipe, 1246 bool lock); 1247 #endif 1248 1249 void dce_clock_gating_power_up(struct dce_hwseq *hws, 1250 bool enable); 1251 1252 void dce_crtc_switch_to_clk_src(struct dce_hwseq *hws, 1253 struct clock_source *clk_src, 1254 unsigned int tg_inst); 1255 1256 bool dce_use_lut(enum surface_pixel_format format); 1257 #endif /*__DCE_HWSEQ_H__*/ 1258