1*de2bdb3dSTom St Denis /* 2*de2bdb3dSTom St Denis * 3*de2bdb3dSTom St Denis * Copyright (C) 2016 Advanced Micro Devices, Inc. 4*de2bdb3dSTom St Denis * 5*de2bdb3dSTom St Denis * Permission is hereby granted, free of charge, to any person obtaining a 6*de2bdb3dSTom St Denis * copy of this software and associated documentation files (the "Software"), 7*de2bdb3dSTom St Denis * to deal in the Software without restriction, including without limitation 8*de2bdb3dSTom St Denis * the rights to use, copy, modify, merge, publish, distribute, sublicense, 9*de2bdb3dSTom St Denis * and/or sell copies of the Software, and to permit persons to whom the 10*de2bdb3dSTom St Denis * Software is furnished to do so, subject to the following conditions: 11*de2bdb3dSTom St Denis * 12*de2bdb3dSTom St Denis * The above copyright notice and this permission notice shall be included 13*de2bdb3dSTom St Denis * in all copies or substantial portions of the Software. 14*de2bdb3dSTom St Denis * 15*de2bdb3dSTom St Denis * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS 16*de2bdb3dSTom St Denis * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 17*de2bdb3dSTom St Denis * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 18*de2bdb3dSTom St Denis * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN 19*de2bdb3dSTom St Denis * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN 20*de2bdb3dSTom St Denis * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. 21*de2bdb3dSTom St Denis */ 22*de2bdb3dSTom St Denis 23*de2bdb3dSTom St Denis #ifndef BIF_3_0_D_H 24*de2bdb3dSTom St Denis #define BIF_3_0_D_H 25*de2bdb3dSTom St Denis 26*de2bdb3dSTom St Denis #define ixPB0_DFT_DEBUG_CTRL_REG0 0x1300C 27*de2bdb3dSTom St Denis #define ixPB0_DFT_JIT_INJ_REG0 0x13000 28*de2bdb3dSTom St Denis #define ixPB0_DFT_JIT_INJ_REG1 0x13004 29*de2bdb3dSTom St Denis #define ixPB0_DFT_JIT_INJ_REG2 0x13008 30*de2bdb3dSTom St Denis #define ixPB0_GLB_CTRL_REG0 0x10004 31*de2bdb3dSTom St Denis #define ixPB0_GLB_CTRL_REG1 0x10008 32*de2bdb3dSTom St Denis #define ixPB0_GLB_CTRL_REG2 0x1000C 33*de2bdb3dSTom St Denis #define ixPB0_GLB_CTRL_REG3 0x10010 34*de2bdb3dSTom St Denis #define ixPB0_GLB_CTRL_REG4 0x10014 35*de2bdb3dSTom St Denis #define ixPB0_GLB_CTRL_REG5 0x10018 36*de2bdb3dSTom St Denis #define ixPB0_GLB_OVRD_REG0 0x10030 37*de2bdb3dSTom St Denis #define ixPB0_GLB_OVRD_REG1 0x10034 38*de2bdb3dSTom St Denis #define ixPB0_GLB_OVRD_REG2 0x10038 39*de2bdb3dSTom St Denis #define ixPB0_GLB_SCI_STAT_OVRD_REG0 0x1001C 40*de2bdb3dSTom St Denis #define ixPB0_GLB_SCI_STAT_OVRD_REG1 0x10020 41*de2bdb3dSTom St Denis #define ixPB0_GLB_SCI_STAT_OVRD_REG2 0x10024 42*de2bdb3dSTom St Denis #define ixPB0_GLB_SCI_STAT_OVRD_REG3 0x10028 43*de2bdb3dSTom St Denis #define ixPB0_GLB_SCI_STAT_OVRD_REG4 0x1002C 44*de2bdb3dSTom St Denis #define ixPB0_HW_DEBUG 0x12004 45*de2bdb3dSTom St Denis #define ixPB0_PIF_CNTL 0x0010 46*de2bdb3dSTom St Denis #define ixPB0_PIF_CNTL2 0x0014 47*de2bdb3dSTom St Denis #define ixPB0_PIF_HW_DEBUG 0x0002 48*de2bdb3dSTom St Denis #define ixPB0_PIF_PAIRING 0x0011 49*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_0 0x0020 50*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_10 0x0032 51*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_1 0x0021 52*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_11 0x0033 53*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_12 0x0034 54*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_13 0x0035 55*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_14 0x0036 56*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_15 0x0037 57*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_2 0x0022 58*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_3 0x0023 59*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_4 0x0024 60*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_5 0x0025 61*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_6 0x0026 62*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_7 0x0027 63*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_8 0x0030 64*de2bdb3dSTom St Denis #define ixPB0_PIF_PDNB_OVERRIDE_9 0x0031 65*de2bdb3dSTom St Denis #define ixPB0_PIF_PWRDOWN_0 0x0012 66*de2bdb3dSTom St Denis #define ixPB0_PIF_PWRDOWN_1 0x0013 67*de2bdb3dSTom St Denis #define ixPB0_PIF_PWRDOWN_2 0x0017 68*de2bdb3dSTom St Denis #define ixPB0_PIF_PWRDOWN_3 0x0018 69*de2bdb3dSTom St Denis #define ixPB0_PIF_SC_CTL 0x0016 70*de2bdb3dSTom St Denis #define ixPB0_PIF_SCRATCH 0x0001 71*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_0 0x0028 72*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_10 0x003A 73*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_1 0x0029 74*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_11 0x003B 75*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_12 0x003C 76*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_13 0x003D 77*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_14 0x003E 78*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_15 0x003F 79*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_2 0x002A 80*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_3 0x002B 81*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_4 0x002C 82*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_5 0x002D 83*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_6 0x002E 84*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_7 0x002F 85*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_8 0x0038 86*de2bdb3dSTom St Denis #define ixPB0_PIF_SEQ_STATUS_9 0x0039 87*de2bdb3dSTom St Denis #define ixPB0_PIF_TXPHYSTATUS 0x0015 88*de2bdb3dSTom St Denis #define ixPB0_PLL_LC0_CTRL_REG0 0x14480 89*de2bdb3dSTom St Denis #define ixPB0_PLL_LC0_OVRD_REG0 0x14490 90*de2bdb3dSTom St Denis #define ixPB0_PLL_LC0_OVRD_REG1 0x14494 91*de2bdb3dSTom St Denis #define ixPB0_PLL_LC0_SCI_STAT_OVRD_REG0 0x14500 92*de2bdb3dSTom St Denis #define ixPB0_PLL_LC1_SCI_STAT_OVRD_REG0 0x14504 93*de2bdb3dSTom St Denis #define ixPB0_PLL_LC2_SCI_STAT_OVRD_REG0 0x14508 94*de2bdb3dSTom St Denis #define ixPB0_PLL_LC3_SCI_STAT_OVRD_REG0 0x1450C 95*de2bdb3dSTom St Denis #define ixPB0_PLL_RO0_CTRL_REG0 0x14440 96*de2bdb3dSTom St Denis #define ixPB0_PLL_RO0_OVRD_REG0 0x14450 97*de2bdb3dSTom St Denis #define ixPB0_PLL_RO0_OVRD_REG1 0x14454 98*de2bdb3dSTom St Denis #define ixPB0_PLL_RO0_SCI_STAT_OVRD_REG0 0x14460 99*de2bdb3dSTom St Denis #define ixPB0_PLL_RO1_SCI_STAT_OVRD_REG0 0x14464 100*de2bdb3dSTom St Denis #define ixPB0_PLL_RO2_SCI_STAT_OVRD_REG0 0x14468 101*de2bdb3dSTom St Denis #define ixPB0_PLL_RO3_SCI_STAT_OVRD_REG0 0x1446C 102*de2bdb3dSTom St Denis #define ixPB0_PLL_RO_GLB_CTRL_REG0 0x14000 103*de2bdb3dSTom St Denis #define ixPB0_PLL_RO_GLB_OVRD_REG0 0x14010 104*de2bdb3dSTom St Denis #define ixPB0_RX_GLB_CTRL_REG0 0x16000 105*de2bdb3dSTom St Denis #define ixPB0_RX_GLB_CTRL_REG1 0x16004 106*de2bdb3dSTom St Denis #define ixPB0_RX_GLB_CTRL_REG2 0x16008 107*de2bdb3dSTom St Denis #define ixPB0_RX_GLB_CTRL_REG3 0x1600C 108*de2bdb3dSTom St Denis #define ixPB0_RX_GLB_CTRL_REG4 0x16010 109*de2bdb3dSTom St Denis #define ixPB0_RX_GLB_CTRL_REG5 0x16014 110*de2bdb3dSTom St Denis #define ixPB0_RX_GLB_CTRL_REG6 0x16018 111*de2bdb3dSTom St Denis #define ixPB0_RX_GLB_CTRL_REG7 0x1601C 112*de2bdb3dSTom St Denis #define ixPB0_RX_GLB_CTRL_REG8 0x16020 113*de2bdb3dSTom St Denis #define ixPB0_RX_GLB_OVRD_REG0 0x16030 114*de2bdb3dSTom St Denis #define ixPB0_RX_GLB_OVRD_REG1 0x16034 115*de2bdb3dSTom St Denis #define ixPB0_RX_GLB_SCI_STAT_OVRD_REG0 0x16028 116*de2bdb3dSTom St Denis #define ixPB0_RX_LANE0_CTRL_REG0 0x16440 117*de2bdb3dSTom St Denis #define ixPB0_RX_LANE0_SCI_STAT_OVRD_REG0 0x16448 118*de2bdb3dSTom St Denis #define ixPB0_RX_LANE10_CTRL_REG0 0x17500 119*de2bdb3dSTom St Denis #define ixPB0_RX_LANE10_SCI_STAT_OVRD_REG0 0x17508 120*de2bdb3dSTom St Denis #define ixPB0_RX_LANE11_CTRL_REG0 0x17600 121*de2bdb3dSTom St Denis #define ixPB0_RX_LANE11_SCI_STAT_OVRD_REG0 0x17608 122*de2bdb3dSTom St Denis #define ixPB0_RX_LANE12_CTRL_REG0 0x17840 123*de2bdb3dSTom St Denis #define ixPB0_RX_LANE12_SCI_STAT_OVRD_REG0 0x17848 124*de2bdb3dSTom St Denis #define ixPB0_RX_LANE13_CTRL_REG0 0x17880 125*de2bdb3dSTom St Denis #define ixPB0_RX_LANE13_SCI_STAT_OVRD_REG0 0x17888 126*de2bdb3dSTom St Denis #define ixPB0_RX_LANE14_CTRL_REG0 0x17900 127*de2bdb3dSTom St Denis #define ixPB0_RX_LANE14_SCI_STAT_OVRD_REG0 0x17908 128*de2bdb3dSTom St Denis #define ixPB0_RX_LANE15_CTRL_REG0 0x17A00 129*de2bdb3dSTom St Denis #define ixPB0_RX_LANE15_SCI_STAT_OVRD_REG0 0x17A08 130*de2bdb3dSTom St Denis #define ixPB0_RX_LANE1_CTRL_REG0 0x16480 131*de2bdb3dSTom St Denis #define ixPB0_RX_LANE1_SCI_STAT_OVRD_REG0 0x16488 132*de2bdb3dSTom St Denis #define ixPB0_RX_LANE2_CTRL_REG0 0x16500 133*de2bdb3dSTom St Denis #define ixPB0_RX_LANE2_SCI_STAT_OVRD_REG0 0x16508 134*de2bdb3dSTom St Denis #define ixPB0_RX_LANE3_CTRL_REG0 0x16600 135*de2bdb3dSTom St Denis #define ixPB0_RX_LANE3_SCI_STAT_OVRD_REG0 0x16608 136*de2bdb3dSTom St Denis #define ixPB0_RX_LANE4_CTRL_REG0 0x16800 137*de2bdb3dSTom St Denis #define ixPB0_RX_LANE4_SCI_STAT_OVRD_REG0 0x16848 138*de2bdb3dSTom St Denis #define ixPB0_RX_LANE5_CTRL_REG0 0x16880 139*de2bdb3dSTom St Denis #define ixPB0_RX_LANE5_SCI_STAT_OVRD_REG0 0x16888 140*de2bdb3dSTom St Denis #define ixPB0_RX_LANE6_CTRL_REG0 0x16900 141*de2bdb3dSTom St Denis #define ixPB0_RX_LANE6_SCI_STAT_OVRD_REG0 0x16908 142*de2bdb3dSTom St Denis #define ixPB0_RX_LANE7_CTRL_REG0 0x16A00 143*de2bdb3dSTom St Denis #define ixPB0_RX_LANE7_SCI_STAT_OVRD_REG0 0x16A08 144*de2bdb3dSTom St Denis #define ixPB0_RX_LANE8_CTRL_REG0 0x17440 145*de2bdb3dSTom St Denis #define ixPB0_RX_LANE8_SCI_STAT_OVRD_REG0 0x17448 146*de2bdb3dSTom St Denis #define ixPB0_RX_LANE9_CTRL_REG0 0x17480 147*de2bdb3dSTom St Denis #define ixPB0_RX_LANE9_SCI_STAT_OVRD_REG0 0x17488 148*de2bdb3dSTom St Denis #define ixPB0_STRAP_GLB_REG0 0x12020 149*de2bdb3dSTom St Denis #define ixPB0_STRAP_PLL_REG0 0x12030 150*de2bdb3dSTom St Denis #define ixPB0_STRAP_RX_REG0 0x12028 151*de2bdb3dSTom St Denis #define ixPB0_STRAP_RX_REG1 0x1202C 152*de2bdb3dSTom St Denis #define ixPB0_STRAP_TX_REG0 0x12024 153*de2bdb3dSTom St Denis #define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0 0x18014 154*de2bdb3dSTom St Denis #define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1 0x18018 155*de2bdb3dSTom St Denis #define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2 0x1801C 156*de2bdb3dSTom St Denis #define ixPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3 0x18020 157*de2bdb3dSTom St Denis #define ixPB0_TX_GLB_CTRL_REG0 0x18000 158*de2bdb3dSTom St Denis #define ixPB0_TX_GLB_LANE_SKEW_CTRL 0x18004 159*de2bdb3dSTom St Denis #define ixPB0_TX_GLB_OVRD_REG0 0x18030 160*de2bdb3dSTom St Denis #define ixPB0_TX_GLB_OVRD_REG1 0x18034 161*de2bdb3dSTom St Denis #define ixPB0_TX_GLB_OVRD_REG2 0x18038 162*de2bdb3dSTom St Denis #define ixPB0_TX_GLB_OVRD_REG3 0x1803C 163*de2bdb3dSTom St Denis #define ixPB0_TX_GLB_OVRD_REG4 0x18040 164*de2bdb3dSTom St Denis #define ixPB0_TX_GLB_SCI_STAT_OVRD_REG0 0x18010 165*de2bdb3dSTom St Denis #define ixPB0_TX_LANE0_CTRL_REG0 0x18440 166*de2bdb3dSTom St Denis #define ixPB0_TX_LANE0_OVRD_REG0 0x18444 167*de2bdb3dSTom St Denis #define ixPB0_TX_LANE0_SCI_STAT_OVRD_REG0 0x18448 168*de2bdb3dSTom St Denis #define ixPB0_TX_LANE10_CTRL_REG0 0x19500 169*de2bdb3dSTom St Denis #define ixPB0_TX_LANE10_OVRD_REG0 0x19504 170*de2bdb3dSTom St Denis #define ixPB0_TX_LANE10_SCI_STAT_OVRD_REG0 0x19508 171*de2bdb3dSTom St Denis #define ixPB0_TX_LANE11_CTRL_REG0 0x19600 172*de2bdb3dSTom St Denis #define ixPB0_TX_LANE11_OVRD_REG0 0x19604 173*de2bdb3dSTom St Denis #define ixPB0_TX_LANE11_SCI_STAT_OVRD_REG0 0x19608 174*de2bdb3dSTom St Denis #define ixPB0_TX_LANE12_CTRL_REG0 0x19840 175*de2bdb3dSTom St Denis #define ixPB0_TX_LANE12_OVRD_REG0 0x19844 176*de2bdb3dSTom St Denis #define ixPB0_TX_LANE12_SCI_STAT_OVRD_REG0 0x19848 177*de2bdb3dSTom St Denis #define ixPB0_TX_LANE13_CTRL_REG0 0x19880 178*de2bdb3dSTom St Denis #define ixPB0_TX_LANE13_OVRD_REG0 0x19884 179*de2bdb3dSTom St Denis #define ixPB0_TX_LANE13_SCI_STAT_OVRD_REG0 0x19888 180*de2bdb3dSTom St Denis #define ixPB0_TX_LANE14_CTRL_REG0 0x19900 181*de2bdb3dSTom St Denis #define ixPB0_TX_LANE14_OVRD_REG0 0x19904 182*de2bdb3dSTom St Denis #define ixPB0_TX_LANE14_SCI_STAT_OVRD_REG0 0x19908 183*de2bdb3dSTom St Denis #define ixPB0_TX_LANE15_CTRL_REG0 0x19A00 184*de2bdb3dSTom St Denis #define ixPB0_TX_LANE15_OVRD_REG0 0x19A04 185*de2bdb3dSTom St Denis #define ixPB0_TX_LANE15_SCI_STAT_OVRD_REG0 0x19A08 186*de2bdb3dSTom St Denis #define ixPB0_TX_LANE1_CTRL_REG0 0x18480 187*de2bdb3dSTom St Denis #define ixPB0_TX_LANE1_OVRD_REG0 0x18484 188*de2bdb3dSTom St Denis #define ixPB0_TX_LANE1_SCI_STAT_OVRD_REG0 0x18488 189*de2bdb3dSTom St Denis #define ixPB0_TX_LANE2_CTRL_REG0 0x18500 190*de2bdb3dSTom St Denis #define ixPB0_TX_LANE2_OVRD_REG0 0x18504 191*de2bdb3dSTom St Denis #define ixPB0_TX_LANE2_SCI_STAT_OVRD_REG0 0x18508 192*de2bdb3dSTom St Denis #define ixPB0_TX_LANE3_CTRL_REG0 0x18600 193*de2bdb3dSTom St Denis #define ixPB0_TX_LANE3_OVRD_REG0 0x18604 194*de2bdb3dSTom St Denis #define ixPB0_TX_LANE3_SCI_STAT_OVRD_REG0 0x18608 195*de2bdb3dSTom St Denis #define ixPB0_TX_LANE4_CTRL_REG0 0x18840 196*de2bdb3dSTom St Denis #define ixPB0_TX_LANE4_OVRD_REG0 0x18844 197*de2bdb3dSTom St Denis #define ixPB0_TX_LANE4_SCI_STAT_OVRD_REG0 0x18848 198*de2bdb3dSTom St Denis #define ixPB0_TX_LANE5_CTRL_REG0 0x18880 199*de2bdb3dSTom St Denis #define ixPB0_TX_LANE5_OVRD_REG0 0x18884 200*de2bdb3dSTom St Denis #define ixPB0_TX_LANE5_SCI_STAT_OVRD_REG0 0x18888 201*de2bdb3dSTom St Denis #define ixPB0_TX_LANE6_CTRL_REG0 0x18900 202*de2bdb3dSTom St Denis #define ixPB0_TX_LANE6_OVRD_REG0 0x18904 203*de2bdb3dSTom St Denis #define ixPB0_TX_LANE6_SCI_STAT_OVRD_REG0 0x18908 204*de2bdb3dSTom St Denis #define ixPB0_TX_LANE7_CTRL_REG0 0x18A00 205*de2bdb3dSTom St Denis #define ixPB0_TX_LANE7_OVRD_REG0 0x18A04 206*de2bdb3dSTom St Denis #define ixPB0_TX_LANE7_SCI_STAT_OVRD_REG0 0x18A08 207*de2bdb3dSTom St Denis #define ixPB0_TX_LANE8_CTRL_REG0 0x19440 208*de2bdb3dSTom St Denis #define ixPB0_TX_LANE8_OVRD_REG0 0x19444 209*de2bdb3dSTom St Denis #define ixPB0_TX_LANE8_SCI_STAT_OVRD_REG0 0x19448 210*de2bdb3dSTom St Denis #define ixPB0_TX_LANE9_CTRL_REG0 0x19480 211*de2bdb3dSTom St Denis #define ixPB0_TX_LANE9_OVRD_REG0 0x19484 212*de2bdb3dSTom St Denis #define ixPB0_TX_LANE9_SCI_STAT_OVRD_REG0 0x19488 213*de2bdb3dSTom St Denis #define ixPB1_DFT_DEBUG_CTRL_REG0 0x1300C 214*de2bdb3dSTom St Denis #define ixPB1_DFT_JIT_INJ_REG0 0x13000 215*de2bdb3dSTom St Denis #define ixPB1_DFT_JIT_INJ_REG1 0x13004 216*de2bdb3dSTom St Denis #define ixPB1_DFT_JIT_INJ_REG2 0x13008 217*de2bdb3dSTom St Denis #define ixPB1_GLB_CTRL_REG0 0x10004 218*de2bdb3dSTom St Denis #define ixPB1_GLB_CTRL_REG1 0x10008 219*de2bdb3dSTom St Denis #define ixPB1_GLB_CTRL_REG2 0x1000C 220*de2bdb3dSTom St Denis #define ixPB1_GLB_CTRL_REG3 0x10010 221*de2bdb3dSTom St Denis #define ixPB1_GLB_CTRL_REG4 0x10014 222*de2bdb3dSTom St Denis #define ixPB1_GLB_CTRL_REG5 0x10018 223*de2bdb3dSTom St Denis #define ixPB1_GLB_OVRD_REG0 0x10030 224*de2bdb3dSTom St Denis #define ixPB1_GLB_OVRD_REG1 0x10034 225*de2bdb3dSTom St Denis #define ixPB1_GLB_OVRD_REG2 0x10038 226*de2bdb3dSTom St Denis #define ixPB1_GLB_SCI_STAT_OVRD_REG0 0x1001C 227*de2bdb3dSTom St Denis #define ixPB1_GLB_SCI_STAT_OVRD_REG1 0x10020 228*de2bdb3dSTom St Denis #define ixPB1_GLB_SCI_STAT_OVRD_REG2 0x10024 229*de2bdb3dSTom St Denis #define ixPB1_GLB_SCI_STAT_OVRD_REG3 0x10028 230*de2bdb3dSTom St Denis #define ixPB1_GLB_SCI_STAT_OVRD_REG4 0x1002C 231*de2bdb3dSTom St Denis #define ixPB1_HW_DEBUG 0x12004 232*de2bdb3dSTom St Denis #define ixPB1_PIF_CNTL 0x0010 233*de2bdb3dSTom St Denis #define ixPB1_PIF_CNTL2 0x0014 234*de2bdb3dSTom St Denis #define ixPB1_PIF_HW_DEBUG 0x0002 235*de2bdb3dSTom St Denis #define ixPB1_PIF_PAIRING 0x0011 236*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_0 0x0020 237*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_10 0x0032 238*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_1 0x0021 239*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_11 0x0033 240*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_12 0x0034 241*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_13 0x0035 242*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_14 0x0036 243*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_15 0x0037 244*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_2 0x0022 245*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_3 0x0023 246*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_4 0x0024 247*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_5 0x0025 248*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_6 0x0026 249*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_7 0x0027 250*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_8 0x0030 251*de2bdb3dSTom St Denis #define ixPB1_PIF_PDNB_OVERRIDE_9 0x0031 252*de2bdb3dSTom St Denis #define ixPB1_PIF_PWRDOWN_0 0x0012 253*de2bdb3dSTom St Denis #define ixPB1_PIF_PWRDOWN_1 0x0013 254*de2bdb3dSTom St Denis #define ixPB1_PIF_PWRDOWN_2 0x0017 255*de2bdb3dSTom St Denis #define ixPB1_PIF_PWRDOWN_3 0x0018 256*de2bdb3dSTom St Denis #define ixPB1_PIF_SC_CTL 0x0016 257*de2bdb3dSTom St Denis #define ixPB1_PIF_SCRATCH 0x0001 258*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_0 0x0028 259*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_10 0x003A 260*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_1 0x0029 261*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_11 0x003B 262*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_12 0x003C 263*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_13 0x003D 264*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_14 0x003E 265*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_15 0x003F 266*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_2 0x002A 267*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_3 0x002B 268*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_4 0x002C 269*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_5 0x002D 270*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_6 0x002E 271*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_7 0x002F 272*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_8 0x0038 273*de2bdb3dSTom St Denis #define ixPB1_PIF_SEQ_STATUS_9 0x0039 274*de2bdb3dSTom St Denis #define ixPB1_PIF_TXPHYSTATUS 0x0015 275*de2bdb3dSTom St Denis #define ixPB1_PLL_LC0_CTRL_REG0 0x14480 276*de2bdb3dSTom St Denis #define ixPB1_PLL_LC0_OVRD_REG0 0x14490 277*de2bdb3dSTom St Denis #define ixPB1_PLL_LC0_OVRD_REG1 0x14494 278*de2bdb3dSTom St Denis #define ixPB1_PLL_LC0_SCI_STAT_OVRD_REG0 0x14500 279*de2bdb3dSTom St Denis #define ixPB1_PLL_LC1_SCI_STAT_OVRD_REG0 0x14504 280*de2bdb3dSTom St Denis #define ixPB1_PLL_LC2_SCI_STAT_OVRD_REG0 0x14508 281*de2bdb3dSTom St Denis #define ixPB1_PLL_LC3_SCI_STAT_OVRD_REG0 0x1450C 282*de2bdb3dSTom St Denis #define ixPB1_PLL_RO0_CTRL_REG0 0x14440 283*de2bdb3dSTom St Denis #define ixPB1_PLL_RO0_OVRD_REG0 0x14450 284*de2bdb3dSTom St Denis #define ixPB1_PLL_RO0_OVRD_REG1 0x14454 285*de2bdb3dSTom St Denis #define ixPB1_PLL_RO0_SCI_STAT_OVRD_REG0 0x14460 286*de2bdb3dSTom St Denis #define ixPB1_PLL_RO1_SCI_STAT_OVRD_REG0 0x14464 287*de2bdb3dSTom St Denis #define ixPB1_PLL_RO2_SCI_STAT_OVRD_REG0 0x14468 288*de2bdb3dSTom St Denis #define ixPB1_PLL_RO3_SCI_STAT_OVRD_REG0 0x1446C 289*de2bdb3dSTom St Denis #define ixPB1_PLL_RO_GLB_CTRL_REG0 0x14000 290*de2bdb3dSTom St Denis #define ixPB1_PLL_RO_GLB_OVRD_REG0 0x14010 291*de2bdb3dSTom St Denis #define ixPB1_RX_GLB_CTRL_REG0 0x16000 292*de2bdb3dSTom St Denis #define ixPB1_RX_GLB_CTRL_REG1 0x16004 293*de2bdb3dSTom St Denis #define ixPB1_RX_GLB_CTRL_REG2 0x16008 294*de2bdb3dSTom St Denis #define ixPB1_RX_GLB_CTRL_REG3 0x1600C 295*de2bdb3dSTom St Denis #define ixPB1_RX_GLB_CTRL_REG4 0x16010 296*de2bdb3dSTom St Denis #define ixPB1_RX_GLB_CTRL_REG5 0x16014 297*de2bdb3dSTom St Denis #define ixPB1_RX_GLB_CTRL_REG6 0x16018 298*de2bdb3dSTom St Denis #define ixPB1_RX_GLB_CTRL_REG7 0x1601C 299*de2bdb3dSTom St Denis #define ixPB1_RX_GLB_CTRL_REG8 0x16020 300*de2bdb3dSTom St Denis #define ixPB1_RX_GLB_OVRD_REG0 0x16030 301*de2bdb3dSTom St Denis #define ixPB1_RX_GLB_OVRD_REG1 0x16034 302*de2bdb3dSTom St Denis #define ixPB1_RX_GLB_SCI_STAT_OVRD_REG0 0x16028 303*de2bdb3dSTom St Denis #define ixPB1_RX_LANE0_CTRL_REG0 0x16440 304*de2bdb3dSTom St Denis #define ixPB1_RX_LANE0_SCI_STAT_OVRD_REG0 0x16448 305*de2bdb3dSTom St Denis #define ixPB1_RX_LANE10_CTRL_REG0 0x17500 306*de2bdb3dSTom St Denis #define ixPB1_RX_LANE10_SCI_STAT_OVRD_REG0 0x17508 307*de2bdb3dSTom St Denis #define ixPB1_RX_LANE11_CTRL_REG0 0x17600 308*de2bdb3dSTom St Denis #define ixPB1_RX_LANE11_SCI_STAT_OVRD_REG0 0x17608 309*de2bdb3dSTom St Denis #define ixPB1_RX_LANE12_CTRL_REG0 0x17840 310*de2bdb3dSTom St Denis #define ixPB1_RX_LANE12_SCI_STAT_OVRD_REG0 0x17848 311*de2bdb3dSTom St Denis #define ixPB1_RX_LANE13_CTRL_REG0 0x17880 312*de2bdb3dSTom St Denis #define ixPB1_RX_LANE13_SCI_STAT_OVRD_REG0 0x17888 313*de2bdb3dSTom St Denis #define ixPB1_RX_LANE14_CTRL_REG0 0x17900 314*de2bdb3dSTom St Denis #define ixPB1_RX_LANE14_SCI_STAT_OVRD_REG0 0x17908 315*de2bdb3dSTom St Denis #define ixPB1_RX_LANE15_CTRL_REG0 0x17A00 316*de2bdb3dSTom St Denis #define ixPB1_RX_LANE15_SCI_STAT_OVRD_REG0 0x17A08 317*de2bdb3dSTom St Denis #define ixPB1_RX_LANE1_CTRL_REG0 0x16480 318*de2bdb3dSTom St Denis #define ixPB1_RX_LANE1_SCI_STAT_OVRD_REG0 0x16488 319*de2bdb3dSTom St Denis #define ixPB1_RX_LANE2_CTRL_REG0 0x16500 320*de2bdb3dSTom St Denis #define ixPB1_RX_LANE2_SCI_STAT_OVRD_REG0 0x16508 321*de2bdb3dSTom St Denis #define ixPB1_RX_LANE3_CTRL_REG0 0x16600 322*de2bdb3dSTom St Denis #define ixPB1_RX_LANE3_SCI_STAT_OVRD_REG0 0x16608 323*de2bdb3dSTom St Denis #define ixPB1_RX_LANE4_CTRL_REG0 0x16800 324*de2bdb3dSTom St Denis #define ixPB1_RX_LANE4_SCI_STAT_OVRD_REG0 0x16848 325*de2bdb3dSTom St Denis #define ixPB1_RX_LANE5_CTRL_REG0 0x16880 326*de2bdb3dSTom St Denis #define ixPB1_RX_LANE5_SCI_STAT_OVRD_REG0 0x16888 327*de2bdb3dSTom St Denis #define ixPB1_RX_LANE6_CTRL_REG0 0x16900 328*de2bdb3dSTom St Denis #define ixPB1_RX_LANE6_SCI_STAT_OVRD_REG0 0x16908 329*de2bdb3dSTom St Denis #define ixPB1_RX_LANE7_CTRL_REG0 0x16A00 330*de2bdb3dSTom St Denis #define ixPB1_RX_LANE7_SCI_STAT_OVRD_REG0 0x16A08 331*de2bdb3dSTom St Denis #define ixPB1_RX_LANE8_CTRL_REG0 0x17440 332*de2bdb3dSTom St Denis #define ixPB1_RX_LANE8_SCI_STAT_OVRD_REG0 0x17448 333*de2bdb3dSTom St Denis #define ixPB1_RX_LANE9_CTRL_REG0 0x17480 334*de2bdb3dSTom St Denis #define ixPB1_RX_LANE9_SCI_STAT_OVRD_REG0 0x17488 335*de2bdb3dSTom St Denis #define ixPB1_STRAP_GLB_REG0 0x12020 336*de2bdb3dSTom St Denis #define ixPB1_STRAP_PLL_REG0 0x12030 337*de2bdb3dSTom St Denis #define ixPB1_STRAP_RX_REG0 0x12028 338*de2bdb3dSTom St Denis #define ixPB1_STRAP_RX_REG1 0x1202C 339*de2bdb3dSTom St Denis #define ixPB1_STRAP_TX_REG0 0x12024 340*de2bdb3dSTom St Denis #define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0 0x18014 341*de2bdb3dSTom St Denis #define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1 0x18018 342*de2bdb3dSTom St Denis #define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2 0x1801C 343*de2bdb3dSTom St Denis #define ixPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3 0x18020 344*de2bdb3dSTom St Denis #define ixPB1_TX_GLB_CTRL_REG0 0x18000 345*de2bdb3dSTom St Denis #define ixPB1_TX_GLB_LANE_SKEW_CTRL 0x18004 346*de2bdb3dSTom St Denis #define ixPB1_TX_GLB_OVRD_REG0 0x18030 347*de2bdb3dSTom St Denis #define ixPB1_TX_GLB_OVRD_REG1 0x18034 348*de2bdb3dSTom St Denis #define ixPB1_TX_GLB_OVRD_REG2 0x18038 349*de2bdb3dSTom St Denis #define ixPB1_TX_GLB_OVRD_REG3 0x1803C 350*de2bdb3dSTom St Denis #define ixPB1_TX_GLB_OVRD_REG4 0x18040 351*de2bdb3dSTom St Denis #define ixPB1_TX_GLB_SCI_STAT_OVRD_REG0 0x18010 352*de2bdb3dSTom St Denis #define ixPB1_TX_LANE0_CTRL_REG0 0x18440 353*de2bdb3dSTom St Denis #define ixPB1_TX_LANE0_OVRD_REG0 0x18444 354*de2bdb3dSTom St Denis #define ixPB1_TX_LANE0_SCI_STAT_OVRD_REG0 0x18448 355*de2bdb3dSTom St Denis #define ixPB1_TX_LANE10_CTRL_REG0 0x19500 356*de2bdb3dSTom St Denis #define ixPB1_TX_LANE10_OVRD_REG0 0x19504 357*de2bdb3dSTom St Denis #define ixPB1_TX_LANE10_SCI_STAT_OVRD_REG0 0x19508 358*de2bdb3dSTom St Denis #define ixPB1_TX_LANE11_CTRL_REG0 0x19600 359*de2bdb3dSTom St Denis #define ixPB1_TX_LANE11_OVRD_REG0 0x19604 360*de2bdb3dSTom St Denis #define ixPB1_TX_LANE11_SCI_STAT_OVRD_REG0 0x19608 361*de2bdb3dSTom St Denis #define ixPB1_TX_LANE12_CTRL_REG0 0x19840 362*de2bdb3dSTom St Denis #define ixPB1_TX_LANE12_OVRD_REG0 0x19844 363*de2bdb3dSTom St Denis #define ixPB1_TX_LANE12_SCI_STAT_OVRD_REG0 0x19848 364*de2bdb3dSTom St Denis #define ixPB1_TX_LANE13_CTRL_REG0 0x19880 365*de2bdb3dSTom St Denis #define ixPB1_TX_LANE13_OVRD_REG0 0x19884 366*de2bdb3dSTom St Denis #define ixPB1_TX_LANE13_SCI_STAT_OVRD_REG0 0x19888 367*de2bdb3dSTom St Denis #define ixPB1_TX_LANE14_CTRL_REG0 0x19900 368*de2bdb3dSTom St Denis #define ixPB1_TX_LANE14_OVRD_REG0 0x19904 369*de2bdb3dSTom St Denis #define ixPB1_TX_LANE14_SCI_STAT_OVRD_REG0 0x19908 370*de2bdb3dSTom St Denis #define ixPB1_TX_LANE15_CTRL_REG0 0x19A00 371*de2bdb3dSTom St Denis #define ixPB1_TX_LANE15_OVRD_REG0 0x19A04 372*de2bdb3dSTom St Denis #define ixPB1_TX_LANE15_SCI_STAT_OVRD_REG0 0x19A08 373*de2bdb3dSTom St Denis #define ixPB1_TX_LANE1_CTRL_REG0 0x18480 374*de2bdb3dSTom St Denis #define ixPB1_TX_LANE1_OVRD_REG0 0x18484 375*de2bdb3dSTom St Denis #define ixPB1_TX_LANE1_SCI_STAT_OVRD_REG0 0x18488 376*de2bdb3dSTom St Denis #define ixPB1_TX_LANE2_CTRL_REG0 0x18500 377*de2bdb3dSTom St Denis #define ixPB1_TX_LANE2_OVRD_REG0 0x18504 378*de2bdb3dSTom St Denis #define ixPB1_TX_LANE2_SCI_STAT_OVRD_REG0 0x18508 379*de2bdb3dSTom St Denis #define ixPB1_TX_LANE3_CTRL_REG0 0x18600 380*de2bdb3dSTom St Denis #define ixPB1_TX_LANE3_OVRD_REG0 0x18604 381*de2bdb3dSTom St Denis #define ixPB1_TX_LANE3_SCI_STAT_OVRD_REG0 0x18608 382*de2bdb3dSTom St Denis #define ixPB1_TX_LANE4_CTRL_REG0 0x18840 383*de2bdb3dSTom St Denis #define ixPB1_TX_LANE4_OVRD_REG0 0x18844 384*de2bdb3dSTom St Denis #define ixPB1_TX_LANE4_SCI_STAT_OVRD_REG0 0x18848 385*de2bdb3dSTom St Denis #define ixPB1_TX_LANE5_CTRL_REG0 0x18880 386*de2bdb3dSTom St Denis #define ixPB1_TX_LANE5_OVRD_REG0 0x18884 387*de2bdb3dSTom St Denis #define ixPB1_TX_LANE5_SCI_STAT_OVRD_REG0 0x18888 388*de2bdb3dSTom St Denis #define ixPB1_TX_LANE6_CTRL_REG0 0x18900 389*de2bdb3dSTom St Denis #define ixPB1_TX_LANE6_OVRD_REG0 0x18904 390*de2bdb3dSTom St Denis #define ixPB1_TX_LANE6_SCI_STAT_OVRD_REG0 0x18908 391*de2bdb3dSTom St Denis #define ixPB1_TX_LANE7_CTRL_REG0 0x18A00 392*de2bdb3dSTom St Denis #define ixPB1_TX_LANE7_OVRD_REG0 0x18A04 393*de2bdb3dSTom St Denis #define ixPB1_TX_LANE7_SCI_STAT_OVRD_REG0 0x18A08 394*de2bdb3dSTom St Denis #define ixPB1_TX_LANE8_CTRL_REG0 0x19440 395*de2bdb3dSTom St Denis #define ixPB1_TX_LANE8_OVRD_REG0 0x19444 396*de2bdb3dSTom St Denis #define ixPB1_TX_LANE8_SCI_STAT_OVRD_REG0 0x19448 397*de2bdb3dSTom St Denis #define ixPB1_TX_LANE9_CTRL_REG0 0x19480 398*de2bdb3dSTom St Denis #define ixPB1_TX_LANE9_OVRD_REG0 0x19484 399*de2bdb3dSTom St Denis #define ixPB1_TX_LANE9_SCI_STAT_OVRD_REG0 0x19488 400*de2bdb3dSTom St Denis #define ixPCIE_BUS_CNTL 0x0021 401*de2bdb3dSTom St Denis #define ixPCIE_CFG_CNTL 0x003C 402*de2bdb3dSTom St Denis #define ixPCIE_CI_CNTL 0x0020 403*de2bdb3dSTom St Denis #define ixPCIE_CNTL 0x0010 404*de2bdb3dSTom St Denis #define ixPCIE_CNTL2 0x001C 405*de2bdb3dSTom St Denis #define ixPCIE_CONFIG_CNTL 0x0011 406*de2bdb3dSTom St Denis #define ixPCIE_DEBUG_CNTL 0x0012 407*de2bdb3dSTom St Denis #define ixPCIE_ERR_CNTL 0x006A 408*de2bdb3dSTom St Denis #define ixPCIE_F0_DPA_CAP 0x00E0 409*de2bdb3dSTom St Denis #define ixPCIE_F0_DPA_CNTL 0x00E5 410*de2bdb3dSTom St Denis #define ixPCIE_F0_DPA_LATENCY_INDICATOR 0x00E4 411*de2bdb3dSTom St Denis #define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0x00E7 412*de2bdb3dSTom St Denis #define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0x00E8 413*de2bdb3dSTom St Denis #define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0x00E9 414*de2bdb3dSTom St Denis #define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0x00EA 415*de2bdb3dSTom St Denis #define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0x00EB 416*de2bdb3dSTom St Denis #define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0x00EC 417*de2bdb3dSTom St Denis #define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0x00ED 418*de2bdb3dSTom St Denis #define ixPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0x00EE 419*de2bdb3dSTom St Denis #define ixPCIE_FC_CPL 0x0062 420*de2bdb3dSTom St Denis #define ixPCIE_FC_NP 0x0061 421*de2bdb3dSTom St Denis #define ixPCIE_FC_P 0x0060 422*de2bdb3dSTom St Denis #define ixPCIE_HW_DEBUG 0x0002 423*de2bdb3dSTom St Denis #define ixPCIE_I2C_REG_ADDR_EXPAND 0x003A 424*de2bdb3dSTom St Denis #define ixPCIE_I2C_REG_DATA 0x003B 425*de2bdb3dSTom St Denis #define ixPCIE_INT_CNTL 0x001A 426*de2bdb3dSTom St Denis #define ixPCIE_INT_STATUS 0x001B 427*de2bdb3dSTom St Denis #define ixPCIE_LC_BEST_EQ_SETTINGS 0x00B9 428*de2bdb3dSTom St Denis #define ixPCIE_LC_BW_CHANGE_CNTL 0x00B2 429*de2bdb3dSTom St Denis #define ixPCIE_LC_CDR_CNTL 0x00B3 430*de2bdb3dSTom St Denis #define ixPCIE_LC_CNTL 0x00A0 431*de2bdb3dSTom St Denis #define ixPCIE_LC_CNTL2 0x00B1 432*de2bdb3dSTom St Denis #define ixPCIE_LC_CNTL3 0x00B5 433*de2bdb3dSTom St Denis #define ixPCIE_LC_CNTL4 0x00B6 434*de2bdb3dSTom St Denis #define ixPCIE_LC_CNTL5 0x00B7 435*de2bdb3dSTom St Denis #define ixPCIE_LC_FORCE_COEFF 0x00B8 436*de2bdb3dSTom St Denis #define ixPCIE_LC_FORCE_EQ_REQ_COEFF 0x00BA 437*de2bdb3dSTom St Denis #define ixPCIE_LC_LANE_CNTL 0x00B4 438*de2bdb3dSTom St Denis #define ixPCIE_LC_LINK_WIDTH_CNTL 0x00A2 439*de2bdb3dSTom St Denis #define ixPCIE_LC_N_FTS_CNTL 0x00A3 440*de2bdb3dSTom St Denis #define ixPCIE_LC_SPEED_CNTL 0x00A4 441*de2bdb3dSTom St Denis #define ixPCIE_LC_STATE0 0x00A5 442*de2bdb3dSTom St Denis #define ixPCIE_LC_STATE10 0x0026 443*de2bdb3dSTom St Denis #define ixPCIE_LC_STATE1 0x00A6 444*de2bdb3dSTom St Denis #define ixPCIE_LC_STATE11 0x0027 445*de2bdb3dSTom St Denis #define ixPCIE_LC_STATE2 0x00A7 446*de2bdb3dSTom St Denis #define ixPCIE_LC_STATE3 0x00A8 447*de2bdb3dSTom St Denis #define ixPCIE_LC_STATE4 0x00A9 448*de2bdb3dSTom St Denis #define ixPCIE_LC_STATE5 0x00AA 449*de2bdb3dSTom St Denis #define ixPCIE_LC_STATE6 0x0022 450*de2bdb3dSTom St Denis #define ixPCIE_LC_STATE7 0x0023 451*de2bdb3dSTom St Denis #define ixPCIE_LC_STATE8 0x0024 452*de2bdb3dSTom St Denis #define ixPCIE_LC_STATE9 0x0025 453*de2bdb3dSTom St Denis #define ixPCIE_LC_STATUS1 0x0028 454*de2bdb3dSTom St Denis #define ixPCIE_LC_STATUS2 0x0029 455*de2bdb3dSTom St Denis #define ixPCIE_LC_TRAINING_CNTL 0x00A1 456*de2bdb3dSTom St Denis #define ixPCIE_P_BUF_STATUS 0x0041 457*de2bdb3dSTom St Denis #define ixPCIE_P_CNTL 0x0040 458*de2bdb3dSTom St Denis #define ixPCIE_P_DECODER_STATUS 0x0042 459*de2bdb3dSTom St Denis #define ixPCIE_PERF_CNTL_EVENT0_PORT_SEL 0x0093 460*de2bdb3dSTom St Denis #define ixPCIE_PERF_CNTL_EVENT1_PORT_SEL 0x0094 461*de2bdb3dSTom St Denis #define ixPCIE_PERF_CNTL_MST_C_CLK 0x0087 462*de2bdb3dSTom St Denis #define ixPCIE_PERF_CNTL_MST_R_CLK 0x0084 463*de2bdb3dSTom St Denis #define ixPCIE_PERF_CNTL_SLV_NS_C_CLK 0x0090 464*de2bdb3dSTom St Denis #define ixPCIE_PERF_CNTL_SLV_R_CLK 0x008A 465*de2bdb3dSTom St Denis #define ixPCIE_PERF_CNTL_SLV_S_C_CLK 0x008D 466*de2bdb3dSTom St Denis #define ixPCIE_PERF_CNTL_TXCLK 0x0081 467*de2bdb3dSTom St Denis #define ixPCIE_PERF_CNTL_TXCLK2 0x0095 468*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT0_MST_C_CLK 0x0088 469*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT0_MST_R_CLK 0x0085 470*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT0_SLV_NS_C_CLK 0x0091 471*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT0_SLV_R_CLK 0x008B 472*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT0_SLV_S_C_CLK 0x008E 473*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT0_TXCLK 0x0082 474*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT0_TXCLK2 0x0096 475*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT1_MST_C_CLK 0x0089 476*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT1_MST_R_CLK 0x0086 477*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT1_SLV_NS_C_CLK 0x0092 478*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT1_SLV_R_CLK 0x008C 479*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT1_SLV_S_C_CLK 0x008F 480*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT1_TXCLK 0x0083 481*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT1_TXCLK2 0x0097 482*de2bdb3dSTom St Denis #define ixPCIE_PERF_COUNT_CNTL 0x0080 483*de2bdb3dSTom St Denis #define ixPCIEP_HW_DEBUG 0x0002 484*de2bdb3dSTom St Denis #define ixPCIE_P_MISC_STATUS 0x0043 485*de2bdb3dSTom St Denis #define ixPCIEP_PORT_CNTL 0x0010 486*de2bdb3dSTom St Denis #define ixPCIE_P_PORT_LANE_STATUS 0x0050 487*de2bdb3dSTom St Denis #define ixPCIE_PRBS_CLR 0x00C8 488*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_0 0x00D0 489*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_10 0x00DA 490*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_1 0x00D1 491*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_11 0x00DB 492*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_12 0x00DC 493*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_13 0x00DD 494*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_14 0x00DE 495*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_15 0x00DF 496*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_2 0x00D2 497*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_3 0x00D3 498*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_4 0x00D4 499*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_5 0x00D5 500*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_6 0x00D6 501*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_7 0x00D7 502*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_8 0x00D8 503*de2bdb3dSTom St Denis #define ixPCIE_PRBS_ERRCNT_9 0x00D9 504*de2bdb3dSTom St Denis #define ixPCIE_PRBS_FREERUN 0x00CB 505*de2bdb3dSTom St Denis #define ixPCIE_PRBS_HI_BITCNT 0x00CF 506*de2bdb3dSTom St Denis #define ixPCIE_PRBS_LO_BITCNT 0x00CE 507*de2bdb3dSTom St Denis #define ixPCIE_PRBS_MISC 0x00CC 508*de2bdb3dSTom St Denis #define ixPCIE_PRBS_STATUS1 0x00C9 509*de2bdb3dSTom St Denis #define ixPCIE_PRBS_STATUS2 0x00CA 510*de2bdb3dSTom St Denis #define ixPCIE_PRBS_USER_PATTERN 0x00CD 511*de2bdb3dSTom St Denis #define ixPCIE_P_RCV_L0S_FTS_DET 0x0050 512*de2bdb3dSTom St Denis #define ixPCIEP_RESERVED 0x0000 513*de2bdb3dSTom St Denis #define ixPCIEP_SCRATCH 0x0001 514*de2bdb3dSTom St Denis #define ixPCIEP_STRAP_LC 0x00C0 515*de2bdb3dSTom St Denis #define ixPCIEP_STRAP_MISC 0x00C1 516*de2bdb3dSTom St Denis #define ixPCIE_RESERVED 0x0000 517*de2bdb3dSTom St Denis #define ixPCIE_RX_CNTL 0x0070 518*de2bdb3dSTom St Denis #define ixPCIE_RX_CNTL2 0x001D 519*de2bdb3dSTom St Denis #define ixPCIE_RX_CNTL3 0x0074 520*de2bdb3dSTom St Denis #define ixPCIE_RX_CREDITS_ALLOCATED_CPL 0x0082 521*de2bdb3dSTom St Denis #define ixPCIE_RX_CREDITS_ALLOCATED_NP 0x0081 522*de2bdb3dSTom St Denis #define ixPCIE_RX_CREDITS_ALLOCATED_P 0x0080 523*de2bdb3dSTom St Denis #define ixPCIE_RX_EXPECTED_SEQNUM 0x0071 524*de2bdb3dSTom St Denis #define ixPCIE_RX_LAST_TLP0 0x0031 525*de2bdb3dSTom St Denis #define ixPCIE_RX_LAST_TLP1 0x0032 526*de2bdb3dSTom St Denis #define ixPCIE_RX_LAST_TLP2 0x0033 527*de2bdb3dSTom St Denis #define ixPCIE_RX_LAST_TLP3 0x0034 528*de2bdb3dSTom St Denis #define ixPCIE_RX_NUM_NAK 0x000E 529*de2bdb3dSTom St Denis #define ixPCIE_RX_NUM_NAK_GENERATED 0x000F 530*de2bdb3dSTom St Denis #define ixPCIE_RX_VENDOR_SPECIFIC 0x0072 531*de2bdb3dSTom St Denis #define ixPCIE_SCRATCH 0x0001 532*de2bdb3dSTom St Denis #define ixPCIE_STRAP_F0 0x00B0 533*de2bdb3dSTom St Denis #define ixPCIE_STRAP_F1 0x00B1 534*de2bdb3dSTom St Denis #define ixPCIE_STRAP_F2 0x00B2 535*de2bdb3dSTom St Denis #define ixPCIE_STRAP_F3 0x00B3 536*de2bdb3dSTom St Denis #define ixPCIE_STRAP_F4 0x00B4 537*de2bdb3dSTom St Denis #define ixPCIE_STRAP_F5 0x00B5 538*de2bdb3dSTom St Denis #define ixPCIE_STRAP_F6 0x00B6 539*de2bdb3dSTom St Denis #define ixPCIE_STRAP_F7 0x00B7 540*de2bdb3dSTom St Denis #define ixPCIE_STRAP_I2C_BD 0x00C4 541*de2bdb3dSTom St Denis #define ixPCIE_STRAP_MISC 0x00C0 542*de2bdb3dSTom St Denis #define ixPCIE_STRAP_MISC2 0x00C1 543*de2bdb3dSTom St Denis #define ixPCIE_STRAP_PI 0x00C2 544*de2bdb3dSTom St Denis #define ixPCIE_TX_ACK_LATENCY_LIMIT 0x0026 545*de2bdb3dSTom St Denis #define ixPCIE_TX_CNTL 0x0020 546*de2bdb3dSTom St Denis #define ixPCIE_TX_CREDITS_ADVT_CPL 0x0032 547*de2bdb3dSTom St Denis #define ixPCIE_TX_CREDITS_ADVT_NP 0x0031 548*de2bdb3dSTom St Denis #define ixPCIE_TX_CREDITS_ADVT_P 0x0030 549*de2bdb3dSTom St Denis #define ixPCIE_TX_CREDITS_FCU_THRESHOLD 0x0037 550*de2bdb3dSTom St Denis #define ixPCIE_TX_CREDITS_INIT_CPL 0x0035 551*de2bdb3dSTom St Denis #define ixPCIE_TX_CREDITS_INIT_NP 0x0034 552*de2bdb3dSTom St Denis #define ixPCIE_TX_CREDITS_INIT_P 0x0033 553*de2bdb3dSTom St Denis #define ixPCIE_TX_CREDITS_STATUS 0x0036 554*de2bdb3dSTom St Denis #define ixPCIE_TX_LAST_TLP0 0x0035 555*de2bdb3dSTom St Denis #define ixPCIE_TX_LAST_TLP1 0x0036 556*de2bdb3dSTom St Denis #define ixPCIE_TX_LAST_TLP2 0x0037 557*de2bdb3dSTom St Denis #define ixPCIE_TX_LAST_TLP3 0x0038 558*de2bdb3dSTom St Denis #define ixPCIE_TX_REPLAY 0x0025 559*de2bdb3dSTom St Denis #define ixPCIE_TX_REQUESTER_ID 0x0021 560*de2bdb3dSTom St Denis #define ixPCIE_TX_REQUEST_NUM_CNTL 0x0023 561*de2bdb3dSTom St Denis #define ixPCIE_TX_SEQ 0x0024 562*de2bdb3dSTom St Denis #define ixPCIE_TX_VENDOR_SPECIFIC 0x0022 563*de2bdb3dSTom St Denis #define ixPCIE_WPR_CNTL 0x0030 564*de2bdb3dSTom St Denis #define mmBACO_CNTL 0x14E5 565*de2bdb3dSTom St Denis #define mmBF_ANA_ISO_CNTL 0x14C7 566*de2bdb3dSTom St Denis #define mmBIF_BACO_DEBUG 0x14DF 567*de2bdb3dSTom St Denis #define mmBIF_BACO_DEBUG_LATCH 0x14DC 568*de2bdb3dSTom St Denis #define mmBIF_BACO_MSIC 0x14DE 569*de2bdb3dSTom St Denis #define mmBIF_BUSNUM_CNTL1 0x1525 570*de2bdb3dSTom St Denis #define mmBIF_BUSNUM_CNTL2 0x152B 571*de2bdb3dSTom St Denis #define mmBIF_BUSNUM_LIST0 0x1526 572*de2bdb3dSTom St Denis #define mmBIF_BUSNUM_LIST1 0x1527 573*de2bdb3dSTom St Denis #define mmBIF_BUSY_DELAY_CNTR 0x1529 574*de2bdb3dSTom St Denis #define mmBIF_CLK_PDWN_DELAY_TIMER 0x151F 575*de2bdb3dSTom St Denis #define mmBIF_DEBUG_CNTL 0x151C 576*de2bdb3dSTom St Denis #define mmBIF_DEBUG_MUX 0x151D 577*de2bdb3dSTom St Denis #define mmBIF_DEBUG_OUT 0x151E 578*de2bdb3dSTom St Denis #define mmBIF_DEVFUNCNUM_LIST0 0x14E8 579*de2bdb3dSTom St Denis #define mmBIF_DEVFUNCNUM_LIST1 0x14E7 580*de2bdb3dSTom St Denis #define mmBIF_FB_EN 0x1524 581*de2bdb3dSTom St Denis #define mmBIF_FEATURES_CONTROL_MISC 0x14C2 582*de2bdb3dSTom St Denis #define mmBIF_PERFCOUNTER0_RESULT 0x152D 583*de2bdb3dSTom St Denis #define mmBIF_PERFCOUNTER1_RESULT 0x152E 584*de2bdb3dSTom St Denis #define mmBIF_PERFMON_CNTL 0x152C 585*de2bdb3dSTom St Denis #define mmBIF_PIF_TXCLK_SWITCH_TIMER 0x152F 586*de2bdb3dSTom St Denis #define mmBIF_RESET_EN 0x1511 587*de2bdb3dSTom St Denis #define mmBIF_SCRATCH0 0x150E 588*de2bdb3dSTom St Denis #define mmBIF_SCRATCH1 0x150F 589*de2bdb3dSTom St Denis #define mmBIF_SSA_DISP_LOWER 0x14D2 590*de2bdb3dSTom St Denis #define mmBIF_SSA_DISP_UPPER 0x14D3 591*de2bdb3dSTom St Denis #define mmBIF_SSA_GFX0_LOWER 0x14CA 592*de2bdb3dSTom St Denis #define mmBIF_SSA_GFX0_UPPER 0x14CB 593*de2bdb3dSTom St Denis #define mmBIF_SSA_GFX1_LOWER 0x14CC 594*de2bdb3dSTom St Denis #define mmBIF_SSA_GFX1_UPPER 0x14CD 595*de2bdb3dSTom St Denis #define mmBIF_SSA_GFX2_LOWER 0x14CE 596*de2bdb3dSTom St Denis #define mmBIF_SSA_GFX2_UPPER 0x14CF 597*de2bdb3dSTom St Denis #define mmBIF_SSA_GFX3_LOWER 0x14D0 598*de2bdb3dSTom St Denis #define mmBIF_SSA_GFX3_UPPER 0x14D1 599*de2bdb3dSTom St Denis #define mmBIF_SSA_MC_LOWER 0x14D4 600*de2bdb3dSTom St Denis #define mmBIF_SSA_MC_UPPER 0x14D5 601*de2bdb3dSTom St Denis #define mmBIF_SSA_PWR_STATUS 0x14C8 602*de2bdb3dSTom St Denis #define mmBIF_XDMA_HI 0x14C1 603*de2bdb3dSTom St Denis #define mmBIF_XDMA_LO 0x14C0 604*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_0 0x05C9 605*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_10 0x05D3 606*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_1 0x05CA 607*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_11 0x05D4 608*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_12 0x05D5 609*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_13 0x05D6 610*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_14 0x05D7 611*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_15 0x05D8 612*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_2 0x05CB 613*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_3 0x05CC 614*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_4 0x05CD 615*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_5 0x05CE 616*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_6 0x05CF 617*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_7 0x05D0 618*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_8 0x05D1 619*de2bdb3dSTom St Denis #define mmBIOS_SCRATCH_9 0x05D2 620*de2bdb3dSTom St Denis #define mmBUS_CNTL 0x1508 621*de2bdb3dSTom St Denis #define mmCAPTURE_HOST_BUSNUM 0x153C 622*de2bdb3dSTom St Denis #define mmCLKREQB_PAD_CNTL 0x1521 623*de2bdb3dSTom St Denis #define mmCONFIG_APER_SIZE 0x150C 624*de2bdb3dSTom St Denis #define mmCONFIG_CNTL 0x1509 625*de2bdb3dSTom St Denis #define mmCONFIG_F0_BASE 0x150B 626*de2bdb3dSTom St Denis #define mmCONFIG_MEMSIZE 0x150A 627*de2bdb3dSTom St Denis #define mmCONFIG_REG_APER_SIZE 0x150D 628*de2bdb3dSTom St Denis #define mmHDP_MEM_COHERENCY_FLUSH_CNTL 0x1520 629*de2bdb3dSTom St Denis #define mmHDP_REG_COHERENCY_FLUSH_CNTL 0x1528 630*de2bdb3dSTom St Denis #define mmHOST_BUSNUM 0x153D 631*de2bdb3dSTom St Denis #define mmHW_DEBUG 0x1515 632*de2bdb3dSTom St Denis #define mmIMPCTL_RESET 0x14F5 633*de2bdb3dSTom St Denis #define mmINTERRUPT_CNTL 0x151A 634*de2bdb3dSTom St Denis #define mmINTERRUPT_CNTL2 0x151B 635*de2bdb3dSTom St Denis #define mmMASTER_CREDIT_CNTL 0x1516 636*de2bdb3dSTom St Denis #define mmMM_CFGREGS_CNTL 0x1513 637*de2bdb3dSTom St Denis #define mmMM_DATA 0x0001 638*de2bdb3dSTom St Denis #define mmMM_INDEX 0x0000 639*de2bdb3dSTom St Denis #define mmMM_INDEX_HI 0x0006 640*de2bdb3dSTom St Denis #define mmNEW_REFCLKB_TIMER 0x14EA 641*de2bdb3dSTom St Denis #define mmNEW_REFCLKB_TIMER_1 0x14E9 642*de2bdb3dSTom St Denis #define mmPCIE_DATA 0x000D 643*de2bdb3dSTom St Denis #define mmPCIE_INDEX 0x000C 644*de2bdb3dSTom St Denis #define mmPEER0_FB_OFFSET_HI 0x14F3 645*de2bdb3dSTom St Denis #define mmPEER0_FB_OFFSET_LO 0x14F2 646*de2bdb3dSTom St Denis #define mmPEER1_FB_OFFSET_HI 0x14F1 647*de2bdb3dSTom St Denis #define mmPEER1_FB_OFFSET_LO 0x14F0 648*de2bdb3dSTom St Denis #define mmPEER2_FB_OFFSET_HI 0x14EF 649*de2bdb3dSTom St Denis #define mmPEER2_FB_OFFSET_LO 0x14EE 650*de2bdb3dSTom St Denis #define mmPEER3_FB_OFFSET_HI 0x14ED 651*de2bdb3dSTom St Denis #define mmPEER3_FB_OFFSET_LO 0x14EC 652*de2bdb3dSTom St Denis #define mmPEER_REG_RANGE0 0x153E 653*de2bdb3dSTom St Denis #define mmPEER_REG_RANGE1 0x153F 654*de2bdb3dSTom St Denis #define mmSLAVE_HANG_ERROR 0x153B 655*de2bdb3dSTom St Denis #define mmSLAVE_HANG_PROTECTION_CNTL 0x1536 656*de2bdb3dSTom St Denis #define mmSLAVE_REQ_CREDIT_CNTL 0x1517 657*de2bdb3dSTom St Denis #define mmSMBCLK_PAD_CNTL 0x1523 658*de2bdb3dSTom St Denis #define mmSMBDAT_PAD_CNTL 0x1522 659*de2bdb3dSTom St Denis #define mmSMBUS_BACO_DUMMY 0x14C6 660*de2bdb3dSTom St Denis 661*de2bdb3dSTom St Denis #endif 662