1 // SPDX-License-Identifier: GPL-2.0 2 /* 3 * V4L2 sensor driver for OmniVision OV64A40 4 * 5 * Copyright (C) 2023 Ideas On Board Oy 6 * Copyright (C) 2023 Arducam 7 */ 8 9 #include <linux/clk.h> 10 #include <linux/delay.h> 11 #include <linux/gpio/consumer.h> 12 #include <linux/i2c.h> 13 #include <linux/mod_devicetable.h> 14 #include <linux/module.h> 15 #include <linux/pm_runtime.h> 16 #include <linux/regulator/consumer.h> 17 18 #include <media/v4l2-cci.h> 19 #include <media/v4l2-ctrls.h> 20 #include <media/v4l2-device.h> 21 #include <media/v4l2-event.h> 22 #include <media/v4l2-fwnode.h> 23 #include <media/v4l2-mediabus.h> 24 #include <media/v4l2-subdev.h> 25 26 #define OV64A40_XCLK_FREQ 24000000 27 28 #define OV64A40_NATIVE_WIDTH 9286 29 #define OV64A40_NATIVE_HEIGHT 6976 30 #define OV64A40_PIXEL_ARRAY_TOP 0 31 #define OV64A40_PIXEL_ARRAY_LEFT 0 32 #define OV64A40_PIXEL_ARRAY_WIDTH 9248 33 #define OV64A40_PIXEL_ARRAY_HEIGHT 6944 34 35 #define OV64A40_PIXEL_RATE 300000000 36 37 #define OV64A40_LINK_FREQ_360M 360000000 38 #define OV64A40_LINK_FREQ_456M 456000000 39 40 #define OV64A40_PLL1_PRE_DIV0 CCI_REG8(0x0301) 41 #define OV64A40_PLL1_PRE_DIV CCI_REG8(0x0303) 42 #define OV64A40_PLL1_MULTIPLIER CCI_REG16(0x0304) 43 #define OV64A40_PLL1_M_DIV CCI_REG8(0x0307) 44 #define OV64A40_PLL2_SEL_BAK_SA1 CCI_REG8(0x0320) 45 #define OV64A40_PLL2_PRE_DIV CCI_REG8(0x0323) 46 #define OV64A40_PLL2_MULTIPLIER CCI_REG16(0x0324) 47 #define OV64A40_PLL2_PRE_DIV0 CCI_REG8(0x0326) 48 #define OV64A40_PLL2_DIVDAC CCI_REG8(0x0329) 49 #define OV64A40_PLL2_DIVSP CCI_REG8(0x032d) 50 #define OV64A40_PLL2_DACPREDIV CCI_REG8(0x032e) 51 52 /* TODO: validate vblank_min, it's not characterized in the datasheet. */ 53 #define OV64A40_VBLANK_MIN 128 54 #define OV64A40_VTS_MAX 0xffffff 55 56 #define OV64A40_REG_MEC_LONG_EXPO CCI_REG24(0x3500) 57 #define OV64A40_EXPOSURE_MIN 16 58 #define OV64A40_EXPOSURE_MARGIN 32 59 60 #define OV64A40_REG_MEC_LONG_GAIN CCI_REG16(0x3508) 61 #define OV64A40_ANA_GAIN_MIN 0x80 62 #define OV64A40_ANA_GAIN_MAX 0x7ff 63 #define OV64A40_ANA_GAIN_DEFAULT 0x80 64 65 #define OV64A40_REG_TIMING_CTRL0 CCI_REG16(0x3800) 66 #define OV64A40_REG_TIMING_CTRL2 CCI_REG16(0x3802) 67 #define OV64A40_REG_TIMING_CTRL4 CCI_REG16(0x3804) 68 #define OV64A40_REG_TIMING_CTRL6 CCI_REG16(0x3806) 69 #define OV64A40_REG_TIMING_CTRL8 CCI_REG16(0x3808) 70 #define OV64A40_REG_TIMING_CTRLA CCI_REG16(0x380a) 71 #define OV64A40_REG_TIMING_CTRLC CCI_REG16(0x380c) 72 #define OV64A40_REG_TIMING_CTRLE CCI_REG16(0x380e) 73 #define OV64A40_REG_TIMING_CTRL10 CCI_REG16(0x3810) 74 #define OV64A40_REG_TIMING_CTRL12 CCI_REG16(0x3812) 75 76 /* 77 * Careful: a typo in the datasheet calls this register 78 * OV64A40_REG_TIMING_CTRL20. 79 */ 80 #define OV64A40_REG_TIMING_CTRL14 CCI_REG8(0x3814) 81 #define OV64A40_REG_TIMING_CTRL15 CCI_REG8(0x3815) 82 #define OV64A40_ODD_INC_SHIFT 4 83 #define OV64A40_SKIPPING_CONFIG(_odd, _even) \ 84 (((_odd) << OV64A40_ODD_INC_SHIFT) | (_even)) 85 86 #define OV64A40_REG_TIMING_CTRL_20 CCI_REG8(0x3820) 87 #define OV64A40_TIMING_CTRL_20_VFLIP BIT(2) 88 #define OV64A40_TIMING_CTRL_20_VBIN BIT(1) 89 90 #define OV64A40_REG_TIMING_CTRL_21 CCI_REG8(0x3821) 91 #define OV64A40_TIMING_CTRL_21_HBIN BIT(4) 92 #define OV64A40_TIMING_CTRL_21_HFLIP BIT(2) 93 #define OV64A40_TIMING_CTRL_21_DSPEED BIT(0) 94 #define OV64A40_TIMING_CTRL_21_HBIN_CONF \ 95 (OV64A40_TIMING_CTRL_21_HBIN | \ 96 OV64A40_TIMING_CTRL_21_DSPEED) 97 98 #define OV64A40_REG_TIMINGS_VTS_HIGH CCI_REG8(0x3840) 99 #define OV64A40_REG_TIMINGS_VTS_MID CCI_REG8(0x380e) 100 #define OV64A40_REG_TIMINGS_VTS_LOW CCI_REG8(0x380f) 101 102 /* The test pattern control is weirdly named PRE_ISP_2325_D2V2_TOP_1 in TRM. */ 103 #define OV64A40_REG_TEST_PATTERN CCI_REG8(0x50c1) 104 #define OV64A40_TEST_PATTERN_DISABLED 0x00 105 #define OV64A40_TEST_PATTERN_TYPE1 BIT(0) 106 #define OV64A40_TEST_PATTERN_TYPE2 (BIT(4) | BIT(0)) 107 #define OV64A40_TEST_PATTERN_TYPE3 (BIT(5) | BIT(0)) 108 #define OV64A40_TEST_PATTERN_TYPE4 (BIT(5) | BIT(4) | BIT(0)) 109 110 #define OV64A40_REG_CHIP_ID CCI_REG24(0x300a) 111 #define OV64A40_CHIP_ID 0x566441 112 113 #define OV64A40_REG_SMIA CCI_REG8(0x0100) 114 #define OV64A40_REG_SMIA_STREAMING BIT(0) 115 116 enum ov64a40_link_freq_ids { 117 OV64A40_LINK_FREQ_456M_ID, 118 OV64A40_LINK_FREQ_360M_ID, 119 OV64A40_NUM_LINK_FREQ, 120 }; 121 122 static const char * const ov64a40_supply_names[] = { 123 /* Supplies can be enabled in any order */ 124 "avdd", /* Analog (2.8V) supply */ 125 "dovdd", /* Digital Core (1.8V) supply */ 126 "dvdd", /* IF (1.1V) supply */ 127 }; 128 129 static const char * const ov64a40_test_pattern_menu[] = { 130 "Disabled", 131 "Type1", 132 "Type2", 133 "Type3", 134 "Type4", 135 }; 136 137 static const int ov64a40_test_pattern_val[] = { 138 OV64A40_TEST_PATTERN_DISABLED, 139 OV64A40_TEST_PATTERN_TYPE1, 140 OV64A40_TEST_PATTERN_TYPE2, 141 OV64A40_TEST_PATTERN_TYPE3, 142 OV64A40_TEST_PATTERN_TYPE4, 143 }; 144 145 static const unsigned int ov64a40_mbus_codes[] = { 146 MEDIA_BUS_FMT_SBGGR10_1X10, 147 MEDIA_BUS_FMT_SGRBG10_1X10, 148 MEDIA_BUS_FMT_SGBRG10_1X10, 149 MEDIA_BUS_FMT_SRGGB10_1X10, 150 }; 151 152 static const struct cci_reg_sequence ov64a40_init[] = { 153 { CCI_REG8(0x0103), 0x01 }, { CCI_REG8(0x0301), 0x88 }, 154 { CCI_REG8(0x0304), 0x00 }, { CCI_REG8(0x0305), 0x96 }, 155 { CCI_REG8(0x0306), 0x03 }, { CCI_REG8(0x0307), 0x00 }, 156 { CCI_REG8(0x0345), 0x2c }, { CCI_REG8(0x034a), 0x02 }, 157 { CCI_REG8(0x034b), 0x02 }, { CCI_REG8(0x0350), 0xc0 }, 158 { CCI_REG8(0x0360), 0x09 }, { CCI_REG8(0x3012), 0x31 }, 159 { CCI_REG8(0x3015), 0xf0 }, { CCI_REG8(0x3017), 0xf0 }, 160 { CCI_REG8(0x301d), 0xf6 }, { CCI_REG8(0x301e), 0xf1 }, 161 { CCI_REG8(0x3022), 0xf0 }, { CCI_REG8(0x3400), 0x08 }, 162 { CCI_REG8(0x3608), 0x41 }, { CCI_REG8(0x3421), 0x02 }, 163 { CCI_REG8(0x3500), 0x00 }, { CCI_REG8(0x3501), 0x00 }, 164 { CCI_REG8(0x3502), 0x18 }, { CCI_REG8(0x3504), 0x0c }, 165 { CCI_REG8(0x3508), 0x01 }, { CCI_REG8(0x3509), 0x00 }, 166 { CCI_REG8(0x350a), 0x01 }, { CCI_REG8(0x350b), 0x00 }, 167 { CCI_REG8(0x350b), 0x00 }, { CCI_REG8(0x3540), 0x00 }, 168 { CCI_REG8(0x3541), 0x00 }, { CCI_REG8(0x3542), 0x08 }, 169 { CCI_REG8(0x3548), 0x01 }, { CCI_REG8(0x3549), 0xa0 }, 170 { CCI_REG8(0x3549), 0x00 }, { CCI_REG8(0x3549), 0x00 }, 171 { CCI_REG8(0x3549), 0x00 }, { CCI_REG8(0x3580), 0x00 }, 172 { CCI_REG8(0x3581), 0x00 }, { CCI_REG8(0x3582), 0x04 }, 173 { CCI_REG8(0x3588), 0x01 }, { CCI_REG8(0x3589), 0xf0 }, 174 { CCI_REG8(0x3589), 0x00 }, { CCI_REG8(0x3589), 0x00 }, 175 { CCI_REG8(0x3589), 0x00 }, { CCI_REG8(0x360d), 0x83 }, 176 { CCI_REG8(0x3616), 0xa0 }, { CCI_REG8(0x3617), 0x31 }, 177 { CCI_REG8(0x3623), 0x10 }, { CCI_REG8(0x3633), 0x03 }, 178 { CCI_REG8(0x3634), 0x03 }, { CCI_REG8(0x3635), 0x77 }, 179 { CCI_REG8(0x3640), 0x19 }, { CCI_REG8(0x3641), 0x80 }, 180 { CCI_REG8(0x364d), 0x0f }, { CCI_REG8(0x3680), 0x80 }, 181 { CCI_REG8(0x3682), 0x00 }, { CCI_REG8(0x3683), 0x00 }, 182 { CCI_REG8(0x3684), 0x07 }, { CCI_REG8(0x3688), 0x01 }, 183 { CCI_REG8(0x3689), 0x08 }, { CCI_REG8(0x368a), 0x26 }, 184 { CCI_REG8(0x368b), 0xc8 }, { CCI_REG8(0x368e), 0x70 }, 185 { CCI_REG8(0x368f), 0x00 }, { CCI_REG8(0x3692), 0x04 }, 186 { CCI_REG8(0x3693), 0x00 }, { CCI_REG8(0x3696), 0xd1 }, 187 { CCI_REG8(0x3697), 0xe0 }, { CCI_REG8(0x3698), 0x80 }, 188 { CCI_REG8(0x3699), 0x2b }, { CCI_REG8(0x369a), 0x00 }, 189 { CCI_REG8(0x369d), 0x00 }, { CCI_REG8(0x369e), 0x14 }, 190 { CCI_REG8(0x369f), 0x20 }, { CCI_REG8(0x36a5), 0x80 }, 191 { CCI_REG8(0x36a6), 0x00 }, { CCI_REG8(0x36a7), 0x00 }, 192 { CCI_REG8(0x36a8), 0x00 }, { CCI_REG8(0x36b5), 0x17 }, 193 { CCI_REG8(0x3701), 0x30 }, { CCI_REG8(0x3706), 0x2b }, 194 { CCI_REG8(0x3709), 0x8d }, { CCI_REG8(0x370b), 0x4f }, 195 { CCI_REG8(0x3711), 0x00 }, { CCI_REG8(0x3712), 0x01 }, 196 { CCI_REG8(0x3713), 0x00 }, { CCI_REG8(0x3720), 0x08 }, 197 { CCI_REG8(0x3727), 0x22 }, { CCI_REG8(0x3728), 0x01 }, 198 { CCI_REG8(0x375e), 0x00 }, { CCI_REG8(0x3760), 0x08 }, 199 { CCI_REG8(0x3761), 0x10 }, { CCI_REG8(0x3762), 0x08 }, 200 { CCI_REG8(0x3765), 0x10 }, { CCI_REG8(0x3766), 0x18 }, 201 { CCI_REG8(0x376a), 0x08 }, { CCI_REG8(0x376b), 0x00 }, 202 { CCI_REG8(0x376d), 0x1b }, { CCI_REG8(0x3791), 0x2b }, 203 { CCI_REG8(0x3793), 0x2b }, { CCI_REG8(0x3795), 0x2b }, 204 { CCI_REG8(0x3797), 0x4f }, { CCI_REG8(0x3799), 0x4f }, 205 { CCI_REG8(0x379b), 0x4f }, { CCI_REG8(0x37a0), 0x22 }, 206 { CCI_REG8(0x37da), 0x04 }, { CCI_REG8(0x37f9), 0x02 }, 207 { CCI_REG8(0x37fa), 0x02 }, { CCI_REG8(0x37fb), 0x02 }, 208 { CCI_REG8(0x3814), 0x11 }, { CCI_REG8(0x3815), 0x11 }, 209 { CCI_REG8(0x3820), 0x40 }, { CCI_REG8(0x3821), 0x04 }, 210 { CCI_REG8(0x3822), 0x00 }, { CCI_REG8(0x3823), 0x04 }, 211 { CCI_REG8(0x3827), 0x08 }, { CCI_REG8(0x3828), 0x00 }, 212 { CCI_REG8(0x382a), 0x81 }, { CCI_REG8(0x382e), 0x70 }, 213 { CCI_REG8(0x3837), 0x10 }, { CCI_REG8(0x3839), 0x00 }, 214 { CCI_REG8(0x383b), 0x00 }, { CCI_REG8(0x383c), 0x00 }, 215 { CCI_REG8(0x383d), 0x10 }, { CCI_REG8(0x383f), 0x00 }, 216 { CCI_REG8(0x384c), 0x02 }, { CCI_REG8(0x384d), 0x8c }, 217 { CCI_REG8(0x3852), 0x00 }, { CCI_REG8(0x3856), 0x10 }, 218 { CCI_REG8(0x3857), 0x10 }, { CCI_REG8(0x3858), 0x20 }, 219 { CCI_REG8(0x3859), 0x20 }, { CCI_REG8(0x3894), 0x00 }, 220 { CCI_REG8(0x3895), 0x00 }, { CCI_REG8(0x3896), 0x00 }, 221 { CCI_REG8(0x3897), 0x00 }, { CCI_REG8(0x3900), 0x40 }, 222 { CCI_REG8(0x3aed), 0x6e }, { CCI_REG8(0x3af1), 0x73 }, 223 { CCI_REG8(0x3d86), 0x12 }, { CCI_REG8(0x3d87), 0x30 }, 224 { CCI_REG8(0x3d8c), 0xab }, { CCI_REG8(0x3d8d), 0xb0 }, 225 { CCI_REG8(0x3f00), 0x12 }, { CCI_REG8(0x3f00), 0x12 }, 226 { CCI_REG8(0x3f00), 0x12 }, { CCI_REG8(0x3f01), 0x03 }, 227 { CCI_REG8(0x4009), 0x01 }, { CCI_REG8(0x400e), 0xc6 }, 228 { CCI_REG8(0x400f), 0x00 }, { CCI_REG8(0x4010), 0x28 }, 229 { CCI_REG8(0x4011), 0x01 }, { CCI_REG8(0x4012), 0x0c }, 230 { CCI_REG8(0x4015), 0x00 }, { CCI_REG8(0x4016), 0x1f }, 231 { CCI_REG8(0x4017), 0x00 }, { CCI_REG8(0x4018), 0x07 }, 232 { CCI_REG8(0x401a), 0x40 }, { CCI_REG8(0x4028), 0x01 }, 233 { CCI_REG8(0x4504), 0x00 }, { CCI_REG8(0x4506), 0x01 }, 234 { CCI_REG8(0x4508), 0x00 }, { CCI_REG8(0x4509), 0x35 }, 235 { CCI_REG8(0x450a), 0x08 }, { CCI_REG8(0x450c), 0x00 }, 236 { CCI_REG8(0x450d), 0x20 }, { CCI_REG8(0x450e), 0x00 }, 237 { CCI_REG8(0x450f), 0x20 }, { CCI_REG8(0x451e), 0x00 }, 238 { CCI_REG8(0x451f), 0x00 }, { CCI_REG8(0x4523), 0x00 }, 239 { CCI_REG8(0x4526), 0x00 }, { CCI_REG8(0x4527), 0x18 }, 240 { CCI_REG8(0x4580), 0x01 }, { CCI_REG8(0x4583), 0x00 }, 241 { CCI_REG8(0x4584), 0x00 }, { CCI_REG8(0x45c0), 0xa1 }, 242 { CCI_REG8(0x4602), 0x08 }, { CCI_REG8(0x4603), 0x05 }, 243 { CCI_REG8(0x4606), 0x12 }, { CCI_REG8(0x4607), 0x30 }, 244 { CCI_REG8(0x460b), 0x00 }, { CCI_REG8(0x460d), 0x00 }, 245 { CCI_REG8(0x4640), 0x00 }, { CCI_REG8(0x4641), 0x24 }, 246 { CCI_REG8(0x4643), 0x08 }, { CCI_REG8(0x4645), 0x14 }, 247 { CCI_REG8(0x4648), 0x0a }, { CCI_REG8(0x4649), 0x06 }, 248 { CCI_REG8(0x464a), 0x00 }, { CCI_REG8(0x464b), 0x30 }, 249 { CCI_REG8(0x4800), 0x04 }, { CCI_REG8(0x4802), 0x02 }, 250 { CCI_REG8(0x480b), 0x10 }, { CCI_REG8(0x480c), 0x80 }, 251 { CCI_REG8(0x480e), 0x04 }, { CCI_REG8(0x480f), 0x32 }, 252 { CCI_REG8(0x481b), 0x12 }, { CCI_REG8(0x4833), 0x30 }, 253 { CCI_REG8(0x4837), 0x08 }, { CCI_REG8(0x484b), 0x27 }, 254 { CCI_REG8(0x4850), 0x42 }, { CCI_REG8(0x4851), 0xaa }, 255 { CCI_REG8(0x4860), 0x01 }, { CCI_REG8(0x4861), 0xec }, 256 { CCI_REG8(0x4862), 0x25 }, { CCI_REG8(0x4888), 0x00 }, 257 { CCI_REG8(0x4889), 0x03 }, { CCI_REG8(0x488c), 0x60 }, 258 { CCI_REG8(0x4910), 0x28 }, { CCI_REG8(0x4911), 0x01 }, 259 { CCI_REG8(0x4912), 0x0c }, { CCI_REG8(0x491a), 0x40 }, 260 { CCI_REG8(0x4915), 0x00 }, { CCI_REG8(0x4916), 0x0f }, 261 { CCI_REG8(0x4917), 0x00 }, { CCI_REG8(0x4918), 0x07 }, 262 { CCI_REG8(0x4a10), 0x28 }, { CCI_REG8(0x4a11), 0x01 }, 263 { CCI_REG8(0x4a12), 0x0c }, { CCI_REG8(0x4a1a), 0x40 }, 264 { CCI_REG8(0x4a15), 0x00 }, { CCI_REG8(0x4a16), 0x0f }, 265 { CCI_REG8(0x4a17), 0x00 }, { CCI_REG8(0x4a18), 0x07 }, 266 { CCI_REG8(0x4d00), 0x04 }, { CCI_REG8(0x4d01), 0x5a }, 267 { CCI_REG8(0x4d02), 0xbb }, { CCI_REG8(0x4d03), 0x84 }, 268 { CCI_REG8(0x4d04), 0xd1 }, { CCI_REG8(0x4d05), 0x68 }, 269 { CCI_REG8(0xc4fa), 0x10 }, { CCI_REG8(0x3b56), 0x0a }, 270 { CCI_REG8(0x3b57), 0x0a }, { CCI_REG8(0x3b58), 0x0c }, 271 { CCI_REG8(0x3b59), 0x10 }, { CCI_REG8(0x3a1d), 0x30 }, 272 { CCI_REG8(0x3a1e), 0x30 }, { CCI_REG8(0x3a21), 0x30 }, 273 { CCI_REG8(0x3a22), 0x30 }, { CCI_REG8(0x3992), 0x02 }, 274 { CCI_REG8(0x399e), 0x02 }, { CCI_REG8(0x39fb), 0x30 }, 275 { CCI_REG8(0x39fc), 0x30 }, { CCI_REG8(0x39fd), 0x30 }, 276 { CCI_REG8(0x39fe), 0x30 }, { CCI_REG8(0x3a6d), 0x83 }, 277 { CCI_REG8(0x3a5e), 0x83 }, { CCI_REG8(0xc500), 0x12 }, 278 { CCI_REG8(0xc501), 0x12 }, { CCI_REG8(0xc502), 0x12 }, 279 { CCI_REG8(0xc503), 0x12 }, { CCI_REG8(0xc505), 0x12 }, 280 { CCI_REG8(0xc506), 0x12 }, { CCI_REG8(0xc507), 0x12 }, 281 { CCI_REG8(0xc508), 0x12 }, { CCI_REG8(0x3a77), 0x12 }, 282 { CCI_REG8(0x3a73), 0x12 }, { CCI_REG8(0x3a7b), 0x12 }, 283 { CCI_REG8(0x3a7f), 0x12 }, { CCI_REG8(0x3b2e), 0x13 }, 284 { CCI_REG8(0x3b29), 0x13 }, { CCI_REG8(0xc439), 0x13 }, 285 { CCI_REG8(0xc469), 0x13 }, { CCI_REG8(0xc41c), 0x89 }, 286 { CCI_REG8(0x3618), 0x80 }, { CCI_REG8(0xc514), 0x51 }, 287 { CCI_REG8(0xc515), 0x2c }, { CCI_REG8(0xc516), 0x16 }, 288 { CCI_REG8(0xc517), 0x0d }, { CCI_REG8(0x3615), 0x7f }, 289 { CCI_REG8(0x3632), 0x99 }, { CCI_REG8(0x3642), 0x00 }, 290 { CCI_REG8(0x3645), 0x80 }, { CCI_REG8(0x3702), 0x2a }, 291 { CCI_REG8(0x3703), 0x2a }, { CCI_REG8(0x3708), 0x2f }, 292 { CCI_REG8(0x3721), 0x15 }, { CCI_REG8(0x3744), 0x28 }, 293 { CCI_REG8(0x3991), 0x0c }, { CCI_REG8(0x371d), 0x24 }, 294 { CCI_REG8(0x371f), 0x0c }, { CCI_REG8(0x374b), 0x03 }, 295 { CCI_REG8(0x37d0), 0x00 }, { CCI_REG8(0x391d), 0x55 }, 296 { CCI_REG8(0x391e), 0x52 }, { CCI_REG8(0x399d), 0x0c }, 297 { CCI_REG8(0x3a2f), 0x01 }, { CCI_REG8(0x3a30), 0x01 }, 298 { CCI_REG8(0x3a31), 0x01 }, { CCI_REG8(0x3a32), 0x01 }, 299 { CCI_REG8(0x3a34), 0x01 }, { CCI_REG8(0x3a35), 0x01 }, 300 { CCI_REG8(0x3a36), 0x01 }, { CCI_REG8(0x3a37), 0x01 }, 301 { CCI_REG8(0x3a43), 0x01 }, { CCI_REG8(0x3a44), 0x01 }, 302 { CCI_REG8(0x3a45), 0x01 }, { CCI_REG8(0x3a46), 0x01 }, 303 { CCI_REG8(0x3a48), 0x01 }, { CCI_REG8(0x3a49), 0x01 }, 304 { CCI_REG8(0x3a4a), 0x01 }, { CCI_REG8(0x3a4b), 0x01 }, 305 { CCI_REG8(0x3a50), 0x14 }, { CCI_REG8(0x3a54), 0x14 }, 306 { CCI_REG8(0x3a60), 0x20 }, { CCI_REG8(0x3a6f), 0x20 }, 307 { CCI_REG8(0x3ac5), 0x01 }, { CCI_REG8(0x3ac6), 0x01 }, 308 { CCI_REG8(0x3ac7), 0x01 }, { CCI_REG8(0x3ac8), 0x01 }, 309 { CCI_REG8(0x3ac9), 0x01 }, { CCI_REG8(0x3aca), 0x01 }, 310 { CCI_REG8(0x3acb), 0x01 }, { CCI_REG8(0x3acc), 0x01 }, 311 { CCI_REG8(0x3acd), 0x01 }, { CCI_REG8(0x3ace), 0x01 }, 312 { CCI_REG8(0x3acf), 0x01 }, { CCI_REG8(0x3ad0), 0x01 }, 313 { CCI_REG8(0x3ad1), 0x01 }, { CCI_REG8(0x3ad2), 0x01 }, 314 { CCI_REG8(0x3ad3), 0x01 }, { CCI_REG8(0x3ad4), 0x01 }, 315 { CCI_REG8(0x3add), 0x1f }, { CCI_REG8(0x3adf), 0x24 }, 316 { CCI_REG8(0x3aef), 0x1f }, { CCI_REG8(0x3af0), 0x24 }, 317 { CCI_REG8(0x3b92), 0x08 }, { CCI_REG8(0x3b93), 0x08 }, 318 { CCI_REG8(0x3b94), 0x08 }, { CCI_REG8(0x3b95), 0x08 }, 319 { CCI_REG8(0x3be7), 0x1e }, { CCI_REG8(0x3be8), 0x26 }, 320 { CCI_REG8(0xc44a), 0x20 }, { CCI_REG8(0xc44c), 0x20 }, 321 { CCI_REG8(0xc483), 0x00 }, { CCI_REG8(0xc484), 0x00 }, 322 { CCI_REG8(0xc485), 0x00 }, { CCI_REG8(0xc486), 0x00 }, 323 { CCI_REG8(0xc487), 0x01 }, { CCI_REG8(0xc488), 0x01 }, 324 { CCI_REG8(0xc489), 0x01 }, { CCI_REG8(0xc48a), 0x01 }, 325 { CCI_REG8(0xc4c1), 0x00 }, { CCI_REG8(0xc4c2), 0x00 }, 326 { CCI_REG8(0xc4c3), 0x00 }, { CCI_REG8(0xc4c4), 0x00 }, 327 { CCI_REG8(0xc4c6), 0x10 }, { CCI_REG8(0xc4c7), 0x10 }, 328 { CCI_REG8(0xc4c8), 0x10 }, { CCI_REG8(0xc4c9), 0x10 }, 329 { CCI_REG8(0xc4ca), 0x10 }, { CCI_REG8(0xc4cb), 0x10 }, 330 { CCI_REG8(0xc4cc), 0x10 }, { CCI_REG8(0xc4cd), 0x10 }, 331 { CCI_REG8(0xc4ea), 0x07 }, { CCI_REG8(0xc4eb), 0x07 }, 332 { CCI_REG8(0xc4ec), 0x07 }, { CCI_REG8(0xc4ed), 0x07 }, 333 { CCI_REG8(0xc4ee), 0x07 }, { CCI_REG8(0xc4f6), 0x10 }, 334 { CCI_REG8(0xc4f7), 0x10 }, { CCI_REG8(0xc4f8), 0x10 }, 335 { CCI_REG8(0xc4f9), 0x10 }, { CCI_REG8(0xc518), 0x0e }, 336 { CCI_REG8(0xc519), 0x0e }, { CCI_REG8(0xc51a), 0x0e }, 337 { CCI_REG8(0xc51b), 0x0e }, { CCI_REG8(0xc51c), 0x0e }, 338 { CCI_REG8(0xc51d), 0x0e }, { CCI_REG8(0xc51e), 0x0e }, 339 { CCI_REG8(0xc51f), 0x0e }, { CCI_REG8(0xc520), 0x0e }, 340 { CCI_REG8(0xc521), 0x0e }, { CCI_REG8(0xc522), 0x0e }, 341 { CCI_REG8(0xc523), 0x0e }, { CCI_REG8(0xc524), 0x0e }, 342 { CCI_REG8(0xc525), 0x0e }, { CCI_REG8(0xc526), 0x0e }, 343 { CCI_REG8(0xc527), 0x0e }, { CCI_REG8(0xc528), 0x0e }, 344 { CCI_REG8(0xc529), 0x0e }, { CCI_REG8(0xc52a), 0x0e }, 345 { CCI_REG8(0xc52b), 0x0e }, { CCI_REG8(0xc52c), 0x0e }, 346 { CCI_REG8(0xc52d), 0x0e }, { CCI_REG8(0xc52e), 0x0e }, 347 { CCI_REG8(0xc52f), 0x0e }, { CCI_REG8(0xc530), 0x0e }, 348 { CCI_REG8(0xc531), 0x0e }, { CCI_REG8(0xc532), 0x0e }, 349 { CCI_REG8(0xc533), 0x0e }, { CCI_REG8(0xc534), 0x0e }, 350 { CCI_REG8(0xc535), 0x0e }, { CCI_REG8(0xc536), 0x0e }, 351 { CCI_REG8(0xc537), 0x0e }, { CCI_REG8(0xc538), 0x0e }, 352 { CCI_REG8(0xc539), 0x0e }, { CCI_REG8(0xc53a), 0x0e }, 353 { CCI_REG8(0xc53b), 0x0e }, { CCI_REG8(0xc53c), 0x0e }, 354 { CCI_REG8(0xc53d), 0x0e }, { CCI_REG8(0xc53e), 0x0e }, 355 { CCI_REG8(0xc53f), 0x0e }, { CCI_REG8(0xc540), 0x0e }, 356 { CCI_REG8(0xc541), 0x0e }, { CCI_REG8(0xc542), 0x0e }, 357 { CCI_REG8(0xc543), 0x0e }, { CCI_REG8(0xc544), 0x0e }, 358 { CCI_REG8(0xc545), 0x0e }, { CCI_REG8(0xc546), 0x0e }, 359 { CCI_REG8(0xc547), 0x0e }, { CCI_REG8(0xc548), 0x0e }, 360 { CCI_REG8(0xc549), 0x0e }, { CCI_REG8(0xc57f), 0x22 }, 361 { CCI_REG8(0xc580), 0x22 }, { CCI_REG8(0xc581), 0x22 }, 362 { CCI_REG8(0xc582), 0x22 }, { CCI_REG8(0xc583), 0x22 }, 363 { CCI_REG8(0xc584), 0x22 }, { CCI_REG8(0xc585), 0x22 }, 364 { CCI_REG8(0xc586), 0x22 }, { CCI_REG8(0xc587), 0x22 }, 365 { CCI_REG8(0xc588), 0x22 }, { CCI_REG8(0xc589), 0x22 }, 366 { CCI_REG8(0xc58a), 0x22 }, { CCI_REG8(0xc58b), 0x22 }, 367 { CCI_REG8(0xc58c), 0x22 }, { CCI_REG8(0xc58d), 0x22 }, 368 { CCI_REG8(0xc58e), 0x22 }, { CCI_REG8(0xc58f), 0x22 }, 369 { CCI_REG8(0xc590), 0x22 }, { CCI_REG8(0xc591), 0x22 }, 370 { CCI_REG8(0xc592), 0x22 }, { CCI_REG8(0xc598), 0x22 }, 371 { CCI_REG8(0xc599), 0x22 }, { CCI_REG8(0xc59a), 0x22 }, 372 { CCI_REG8(0xc59b), 0x22 }, { CCI_REG8(0xc59c), 0x22 }, 373 { CCI_REG8(0xc59d), 0x22 }, { CCI_REG8(0xc59e), 0x22 }, 374 { CCI_REG8(0xc59f), 0x22 }, { CCI_REG8(0xc5a0), 0x22 }, 375 { CCI_REG8(0xc5a1), 0x22 }, { CCI_REG8(0xc5a2), 0x22 }, 376 { CCI_REG8(0xc5a3), 0x22 }, { CCI_REG8(0xc5a4), 0x22 }, 377 { CCI_REG8(0xc5a5), 0x22 }, { CCI_REG8(0xc5a6), 0x22 }, 378 { CCI_REG8(0xc5a7), 0x22 }, { CCI_REG8(0xc5a8), 0x22 }, 379 { CCI_REG8(0xc5a9), 0x22 }, { CCI_REG8(0xc5aa), 0x22 }, 380 { CCI_REG8(0xc5ab), 0x22 }, { CCI_REG8(0xc5b1), 0x2a }, 381 { CCI_REG8(0xc5b2), 0x2a }, { CCI_REG8(0xc5b3), 0x2a }, 382 { CCI_REG8(0xc5b4), 0x2a }, { CCI_REG8(0xc5b5), 0x2a }, 383 { CCI_REG8(0xc5b6), 0x2a }, { CCI_REG8(0xc5b7), 0x2a }, 384 { CCI_REG8(0xc5b8), 0x2a }, { CCI_REG8(0xc5b9), 0x2a }, 385 { CCI_REG8(0xc5ba), 0x2a }, { CCI_REG8(0xc5bb), 0x2a }, 386 { CCI_REG8(0xc5bc), 0x2a }, { CCI_REG8(0xc5bd), 0x2a }, 387 { CCI_REG8(0xc5be), 0x2a }, { CCI_REG8(0xc5bf), 0x2a }, 388 { CCI_REG8(0xc5c0), 0x2a }, { CCI_REG8(0xc5c1), 0x2a }, 389 { CCI_REG8(0xc5c2), 0x2a }, { CCI_REG8(0xc5c3), 0x2a }, 390 { CCI_REG8(0xc5c4), 0x2a }, { CCI_REG8(0xc5ca), 0x2a }, 391 { CCI_REG8(0xc5cb), 0x2a }, { CCI_REG8(0xc5cc), 0x2a }, 392 { CCI_REG8(0xc5cd), 0x2a }, { CCI_REG8(0xc5ce), 0x2a }, 393 { CCI_REG8(0xc5cf), 0x2a }, { CCI_REG8(0xc5d0), 0x2a }, 394 { CCI_REG8(0xc5d1), 0x2a }, { CCI_REG8(0xc5d2), 0x2a }, 395 { CCI_REG8(0xc5d3), 0x2a }, { CCI_REG8(0xc5d4), 0x2a }, 396 { CCI_REG8(0xc5d5), 0x2a }, { CCI_REG8(0xc5d6), 0x2a }, 397 { CCI_REG8(0xc5d7), 0x2a }, { CCI_REG8(0xc5d8), 0x2a }, 398 { CCI_REG8(0xc5d9), 0x2a }, { CCI_REG8(0xc5da), 0x2a }, 399 { CCI_REG8(0xc5db), 0x2a }, { CCI_REG8(0xc5dc), 0x2a }, 400 { CCI_REG8(0xc5dd), 0x2a }, { CCI_REG8(0xc5e8), 0x22 }, 401 { CCI_REG8(0xc5ea), 0x22 }, { CCI_REG8(0x4540), 0x12 }, 402 { CCI_REG8(0x4541), 0x30 }, { CCI_REG8(0x3d86), 0x12 }, 403 { CCI_REG8(0x3d87), 0x30 }, { CCI_REG8(0x4606), 0x12 }, 404 { CCI_REG8(0x4607), 0x30 }, { CCI_REG8(0x4648), 0x0a }, 405 { CCI_REG8(0x4649), 0x06 }, { CCI_REG8(0x3220), 0x12 }, 406 { CCI_REG8(0x3221), 0x30 }, { CCI_REG8(0x40c2), 0x12 }, 407 { CCI_REG8(0x49c2), 0x12 }, { CCI_REG8(0x4ac2), 0x12 }, 408 { CCI_REG8(0x40c3), 0x30 }, { CCI_REG8(0x49c3), 0x30 }, 409 { CCI_REG8(0x4ac3), 0x30 }, { CCI_REG8(0x36b0), 0x12 }, 410 { CCI_REG8(0x36b1), 0x30 }, { CCI_REG8(0x45cb), 0x12 }, 411 { CCI_REG8(0x45cc), 0x30 }, { CCI_REG8(0x4585), 0x12 }, 412 { CCI_REG8(0x4586), 0x30 }, { CCI_REG8(0x36b2), 0x12 }, 413 { CCI_REG8(0x36b3), 0x30 }, { CCI_REG8(0x5a40), 0x75 }, 414 { CCI_REG8(0x5a41), 0x75 }, { CCI_REG8(0x5a42), 0x75 }, 415 { CCI_REG8(0x5a43), 0x75 }, { CCI_REG8(0x5a44), 0x75 }, 416 { CCI_REG8(0x5a45), 0x75 }, { CCI_REG8(0x5a46), 0x75 }, 417 { CCI_REG8(0x5a47), 0x75 }, { CCI_REG8(0x5a48), 0x75 }, 418 { CCI_REG8(0x5a49), 0x75 }, { CCI_REG8(0x5a4a), 0x75 }, 419 { CCI_REG8(0x5a4b), 0x75 }, { CCI_REG8(0x5a4c), 0x75 }, 420 { CCI_REG8(0x5a4d), 0x75 }, { CCI_REG8(0x5a4e), 0x75 }, 421 { CCI_REG8(0x5a4f), 0x75 }, { CCI_REG8(0x5a50), 0x75 }, 422 { CCI_REG8(0x5a51), 0x75 }, { CCI_REG8(0x5a52), 0x75 }, 423 { CCI_REG8(0x5a53), 0x75 }, { CCI_REG8(0x5a54), 0x75 }, 424 { CCI_REG8(0x5a55), 0x75 }, { CCI_REG8(0x5a56), 0x75 }, 425 { CCI_REG8(0x5a57), 0x75 }, { CCI_REG8(0x5a58), 0x75 }, 426 { CCI_REG8(0x5a59), 0x75 }, { CCI_REG8(0x5a5a), 0x75 }, 427 { CCI_REG8(0x5a5b), 0x75 }, { CCI_REG8(0x5a5c), 0x75 }, 428 { CCI_REG8(0x5a5d), 0x75 }, { CCI_REG8(0x5a5e), 0x75 }, 429 { CCI_REG8(0x5a5f), 0x75 }, { CCI_REG8(0x5a60), 0x75 }, 430 { CCI_REG8(0x5a61), 0x75 }, { CCI_REG8(0x5a62), 0x75 }, 431 { CCI_REG8(0x5a63), 0x75 }, { CCI_REG8(0x5a64), 0x75 }, 432 { CCI_REG8(0x5a65), 0x75 }, { CCI_REG8(0x5a66), 0x75 }, 433 { CCI_REG8(0x5a67), 0x75 }, { CCI_REG8(0x5a68), 0x75 }, 434 { CCI_REG8(0x5a69), 0x75 }, { CCI_REG8(0x5a6a), 0x75 }, 435 { CCI_REG8(0x5a6b), 0x75 }, { CCI_REG8(0x5a6c), 0x75 }, 436 { CCI_REG8(0x5a6d), 0x75 }, { CCI_REG8(0x5a6e), 0x75 }, 437 { CCI_REG8(0x5a6f), 0x75 }, { CCI_REG8(0x5a70), 0x75 }, 438 { CCI_REG8(0x5a71), 0x75 }, { CCI_REG8(0x5a72), 0x75 }, 439 { CCI_REG8(0x5a73), 0x75 }, { CCI_REG8(0x5a74), 0x75 }, 440 { CCI_REG8(0x5a75), 0x75 }, { CCI_REG8(0x5a76), 0x75 }, 441 { CCI_REG8(0x5a77), 0x75 }, { CCI_REG8(0x5a78), 0x75 }, 442 { CCI_REG8(0x5a79), 0x75 }, { CCI_REG8(0x5a7a), 0x75 }, 443 { CCI_REG8(0x5a7b), 0x75 }, { CCI_REG8(0x5a7c), 0x75 }, 444 { CCI_REG8(0x5a7d), 0x75 }, { CCI_REG8(0x5a7e), 0x75 }, 445 { CCI_REG8(0x5a7f), 0x75 }, { CCI_REG8(0x5a80), 0x75 }, 446 { CCI_REG8(0x5a81), 0x75 }, { CCI_REG8(0x5a82), 0x75 }, 447 { CCI_REG8(0x5a83), 0x75 }, { CCI_REG8(0x5a84), 0x75 }, 448 { CCI_REG8(0x5a85), 0x75 }, { CCI_REG8(0x5a86), 0x75 }, 449 { CCI_REG8(0x5a87), 0x75 }, { CCI_REG8(0x5a88), 0x75 }, 450 { CCI_REG8(0x5a89), 0x75 }, { CCI_REG8(0x5a8a), 0x75 }, 451 { CCI_REG8(0x5a8b), 0x75 }, { CCI_REG8(0x5a8c), 0x75 }, 452 { CCI_REG8(0x5a8d), 0x75 }, { CCI_REG8(0x5a8e), 0x75 }, 453 { CCI_REG8(0x5a8f), 0x75 }, { CCI_REG8(0x5a90), 0x75 }, 454 { CCI_REG8(0x5a91), 0x75 }, { CCI_REG8(0x5a92), 0x75 }, 455 { CCI_REG8(0x5a93), 0x75 }, { CCI_REG8(0x5a94), 0x75 }, 456 { CCI_REG8(0x5a95), 0x75 }, { CCI_REG8(0x5a96), 0x75 }, 457 { CCI_REG8(0x5a97), 0x75 }, { CCI_REG8(0x5a98), 0x75 }, 458 { CCI_REG8(0x5a99), 0x75 }, { CCI_REG8(0x5a9a), 0x75 }, 459 { CCI_REG8(0x5a9b), 0x75 }, { CCI_REG8(0x5a9c), 0x75 }, 460 { CCI_REG8(0x5a9d), 0x75 }, { CCI_REG8(0x5a9e), 0x75 }, 461 { CCI_REG8(0x5a9f), 0x75 }, { CCI_REG8(0x5aa0), 0x75 }, 462 { CCI_REG8(0x5aa1), 0x75 }, { CCI_REG8(0x5aa2), 0x75 }, 463 { CCI_REG8(0x5aa3), 0x75 }, { CCI_REG8(0x5aa4), 0x75 }, 464 { CCI_REG8(0x5aa5), 0x75 }, { CCI_REG8(0x5aa6), 0x75 }, 465 { CCI_REG8(0x5aa7), 0x75 }, { CCI_REG8(0x5aa8), 0x75 }, 466 { CCI_REG8(0x5aa9), 0x75 }, { CCI_REG8(0x5aaa), 0x75 }, 467 { CCI_REG8(0x5aab), 0x75 }, { CCI_REG8(0x5aac), 0x75 }, 468 { CCI_REG8(0x5aad), 0x75 }, { CCI_REG8(0x5aae), 0x75 }, 469 { CCI_REG8(0x5aaf), 0x75 }, { CCI_REG8(0x5ab0), 0x75 }, 470 { CCI_REG8(0x5ab1), 0x75 }, { CCI_REG8(0x5ab2), 0x75 }, 471 { CCI_REG8(0x5ab3), 0x75 }, { CCI_REG8(0x5ab4), 0x75 }, 472 { CCI_REG8(0x5ab5), 0x75 }, { CCI_REG8(0x5ab6), 0x75 }, 473 { CCI_REG8(0x5ab7), 0x75 }, { CCI_REG8(0x5ab8), 0x75 }, 474 { CCI_REG8(0x5ab9), 0x75 }, { CCI_REG8(0x5aba), 0x75 }, 475 { CCI_REG8(0x5abb), 0x75 }, { CCI_REG8(0x5abc), 0x75 }, 476 { CCI_REG8(0x5abd), 0x75 }, { CCI_REG8(0x5abe), 0x75 }, 477 { CCI_REG8(0x5abf), 0x75 }, { CCI_REG8(0x5ac0), 0x75 }, 478 { CCI_REG8(0x5ac1), 0x75 }, { CCI_REG8(0x5ac2), 0x75 }, 479 { CCI_REG8(0x5ac3), 0x75 }, { CCI_REG8(0x5ac4), 0x75 }, 480 { CCI_REG8(0x5ac5), 0x75 }, { CCI_REG8(0x5ac6), 0x75 }, 481 { CCI_REG8(0x5ac7), 0x75 }, { CCI_REG8(0x5ac8), 0x75 }, 482 { CCI_REG8(0x5ac9), 0x75 }, { CCI_REG8(0x5aca), 0x75 }, 483 { CCI_REG8(0x5acb), 0x75 }, { CCI_REG8(0x5acc), 0x75 }, 484 { CCI_REG8(0x5acd), 0x75 }, { CCI_REG8(0x5ace), 0x75 }, 485 { CCI_REG8(0x5acf), 0x75 }, { CCI_REG8(0x5ad0), 0x75 }, 486 { CCI_REG8(0x5ad1), 0x75 }, { CCI_REG8(0x5ad2), 0x75 }, 487 { CCI_REG8(0x5ad3), 0x75 }, { CCI_REG8(0x5ad4), 0x75 }, 488 { CCI_REG8(0x5ad5), 0x75 }, { CCI_REG8(0x5ad6), 0x75 }, 489 { CCI_REG8(0x5ad7), 0x75 }, { CCI_REG8(0x5ad8), 0x75 }, 490 { CCI_REG8(0x5ad9), 0x75 }, { CCI_REG8(0x5ada), 0x75 }, 491 { CCI_REG8(0x5adb), 0x75 }, { CCI_REG8(0x5adc), 0x75 }, 492 { CCI_REG8(0x5add), 0x75 }, { CCI_REG8(0x5ade), 0x75 }, 493 { CCI_REG8(0x5adf), 0x75 }, { CCI_REG8(0x5ae0), 0x75 }, 494 { CCI_REG8(0x5ae1), 0x75 }, { CCI_REG8(0x5ae2), 0x75 }, 495 { CCI_REG8(0x5ae3), 0x75 }, { CCI_REG8(0x5ae4), 0x75 }, 496 { CCI_REG8(0x5ae5), 0x75 }, { CCI_REG8(0x5ae6), 0x75 }, 497 { CCI_REG8(0x5ae7), 0x75 }, { CCI_REG8(0x5ae8), 0x75 }, 498 { CCI_REG8(0x5ae9), 0x75 }, { CCI_REG8(0x5aea), 0x75 }, 499 { CCI_REG8(0x5aeb), 0x75 }, { CCI_REG8(0x5aec), 0x75 }, 500 { CCI_REG8(0x5aed), 0x75 }, { CCI_REG8(0x5aee), 0x75 }, 501 { CCI_REG8(0x5aef), 0x75 }, { CCI_REG8(0x5af0), 0x75 }, 502 { CCI_REG8(0x5af1), 0x75 }, { CCI_REG8(0x5af2), 0x75 }, 503 { CCI_REG8(0x5af3), 0x75 }, { CCI_REG8(0x5af4), 0x75 }, 504 { CCI_REG8(0x5af5), 0x75 }, { CCI_REG8(0x5af6), 0x75 }, 505 { CCI_REG8(0x5af7), 0x75 }, { CCI_REG8(0x5af8), 0x75 }, 506 { CCI_REG8(0x5af9), 0x75 }, { CCI_REG8(0x5afa), 0x75 }, 507 { CCI_REG8(0x5afb), 0x75 }, { CCI_REG8(0x5afc), 0x75 }, 508 { CCI_REG8(0x5afd), 0x75 }, { CCI_REG8(0x5afe), 0x75 }, 509 { CCI_REG8(0x5aff), 0x75 }, { CCI_REG8(0x5b00), 0x75 }, 510 { CCI_REG8(0x5b01), 0x75 }, { CCI_REG8(0x5b02), 0x75 }, 511 { CCI_REG8(0x5b03), 0x75 }, { CCI_REG8(0x5b04), 0x75 }, 512 { CCI_REG8(0x5b05), 0x75 }, { CCI_REG8(0x5b06), 0x75 }, 513 { CCI_REG8(0x5b07), 0x75 }, { CCI_REG8(0x5b08), 0x75 }, 514 { CCI_REG8(0x5b09), 0x75 }, { CCI_REG8(0x5b0a), 0x75 }, 515 { CCI_REG8(0x5b0b), 0x75 }, { CCI_REG8(0x5b0c), 0x75 }, 516 { CCI_REG8(0x5b0d), 0x75 }, { CCI_REG8(0x5b0e), 0x75 }, 517 { CCI_REG8(0x5b0f), 0x75 }, { CCI_REG8(0x5b10), 0x75 }, 518 { CCI_REG8(0x5b11), 0x75 }, { CCI_REG8(0x5b12), 0x75 }, 519 { CCI_REG8(0x5b13), 0x75 }, { CCI_REG8(0x5b14), 0x75 }, 520 { CCI_REG8(0x5b15), 0x75 }, { CCI_REG8(0x5b16), 0x75 }, 521 { CCI_REG8(0x5b17), 0x75 }, { CCI_REG8(0x5b18), 0x75 }, 522 { CCI_REG8(0x5b19), 0x75 }, { CCI_REG8(0x5b1a), 0x75 }, 523 { CCI_REG8(0x5b1b), 0x75 }, { CCI_REG8(0x5b1c), 0x75 }, 524 { CCI_REG8(0x5b1d), 0x75 }, { CCI_REG8(0x5b1e), 0x75 }, 525 { CCI_REG8(0x5b1f), 0x75 }, { CCI_REG8(0x5b20), 0x75 }, 526 { CCI_REG8(0x5b21), 0x75 }, { CCI_REG8(0x5b22), 0x75 }, 527 { CCI_REG8(0x5b23), 0x75 }, { CCI_REG8(0x5b24), 0x75 }, 528 { CCI_REG8(0x5b25), 0x75 }, { CCI_REG8(0x5b26), 0x75 }, 529 { CCI_REG8(0x5b27), 0x75 }, { CCI_REG8(0x5b28), 0x75 }, 530 { CCI_REG8(0x5b29), 0x75 }, { CCI_REG8(0x5b2a), 0x75 }, 531 { CCI_REG8(0x5b2b), 0x75 }, { CCI_REG8(0x5b2c), 0x75 }, 532 { CCI_REG8(0x5b2d), 0x75 }, { CCI_REG8(0x5b2e), 0x75 }, 533 { CCI_REG8(0x5b2f), 0x75 }, { CCI_REG8(0x5b30), 0x75 }, 534 { CCI_REG8(0x5b31), 0x75 }, { CCI_REG8(0x5b32), 0x75 }, 535 { CCI_REG8(0x5b33), 0x75 }, { CCI_REG8(0x5b34), 0x75 }, 536 { CCI_REG8(0x5b35), 0x75 }, { CCI_REG8(0x5b36), 0x75 }, 537 { CCI_REG8(0x5b37), 0x75 }, { CCI_REG8(0x5b38), 0x75 }, 538 { CCI_REG8(0x5b39), 0x75 }, { CCI_REG8(0x5b3a), 0x75 }, 539 { CCI_REG8(0x5b3b), 0x75 }, { CCI_REG8(0x5b3c), 0x75 }, 540 { CCI_REG8(0x5b3d), 0x75 }, { CCI_REG8(0x5b3e), 0x75 }, 541 { CCI_REG8(0x5b3f), 0x75 }, { CCI_REG8(0x5b40), 0x75 }, 542 { CCI_REG8(0x5b41), 0x75 }, { CCI_REG8(0x5b42), 0x75 }, 543 { CCI_REG8(0x5b43), 0x75 }, { CCI_REG8(0x5b44), 0x75 }, 544 { CCI_REG8(0x5b45), 0x75 }, { CCI_REG8(0x5b46), 0x75 }, 545 { CCI_REG8(0x5b47), 0x75 }, { CCI_REG8(0x5b48), 0x75 }, 546 { CCI_REG8(0x5b49), 0x75 }, { CCI_REG8(0x5b4a), 0x75 }, 547 { CCI_REG8(0x5b4b), 0x75 }, { CCI_REG8(0x5b4c), 0x75 }, 548 { CCI_REG8(0x5b4d), 0x75 }, { CCI_REG8(0x5b4e), 0x75 }, 549 { CCI_REG8(0x5b4f), 0x75 }, { CCI_REG8(0x5b50), 0x75 }, 550 { CCI_REG8(0x5b51), 0x75 }, { CCI_REG8(0x5b52), 0x75 }, 551 { CCI_REG8(0x5b53), 0x75 }, { CCI_REG8(0x5b54), 0x75 }, 552 { CCI_REG8(0x5b55), 0x75 }, { CCI_REG8(0x5b56), 0x75 }, 553 { CCI_REG8(0x5b57), 0x75 }, { CCI_REG8(0x5b58), 0x75 }, 554 { CCI_REG8(0x5b59), 0x75 }, { CCI_REG8(0x5b5a), 0x75 }, 555 { CCI_REG8(0x5b5b), 0x75 }, { CCI_REG8(0x5b5c), 0x75 }, 556 { CCI_REG8(0x5b5d), 0x75 }, { CCI_REG8(0x5b5e), 0x75 }, 557 { CCI_REG8(0x5b5f), 0x75 }, { CCI_REG8(0x5b80), 0x75 }, 558 { CCI_REG8(0x5b81), 0x75 }, { CCI_REG8(0x5b82), 0x75 }, 559 { CCI_REG8(0x5b83), 0x75 }, { CCI_REG8(0x5b84), 0x75 }, 560 { CCI_REG8(0x5b85), 0x75 }, { CCI_REG8(0x5b86), 0x75 }, 561 { CCI_REG8(0x5b87), 0x75 }, { CCI_REG8(0x5b88), 0x75 }, 562 { CCI_REG8(0x5b89), 0x75 }, { CCI_REG8(0x5b8a), 0x75 }, 563 { CCI_REG8(0x5b8b), 0x75 }, { CCI_REG8(0x5b8c), 0x75 }, 564 { CCI_REG8(0x5b8d), 0x75 }, { CCI_REG8(0x5b8e), 0x75 }, 565 { CCI_REG8(0x5b8f), 0x75 }, { CCI_REG8(0x5b90), 0x75 }, 566 { CCI_REG8(0x5b91), 0x75 }, { CCI_REG8(0x5b92), 0x75 }, 567 { CCI_REG8(0x5b93), 0x75 }, { CCI_REG8(0x5b94), 0x75 }, 568 { CCI_REG8(0x5b95), 0x75 }, { CCI_REG8(0x5b96), 0x75 }, 569 { CCI_REG8(0x5b97), 0x75 }, { CCI_REG8(0x5b98), 0x75 }, 570 { CCI_REG8(0x5b99), 0x75 }, { CCI_REG8(0x5b9a), 0x75 }, 571 { CCI_REG8(0x5b9b), 0x75 }, { CCI_REG8(0x5b9c), 0x75 }, 572 { CCI_REG8(0x5b9d), 0x75 }, { CCI_REG8(0x5b9e), 0x75 }, 573 { CCI_REG8(0x5b9f), 0x75 }, { CCI_REG8(0x5ba0), 0x75 }, 574 { CCI_REG8(0x5ba1), 0x75 }, { CCI_REG8(0x5ba2), 0x75 }, 575 { CCI_REG8(0x5ba3), 0x75 }, { CCI_REG8(0x5ba4), 0x75 }, 576 { CCI_REG8(0x5ba5), 0x75 }, { CCI_REG8(0x5ba6), 0x75 }, 577 { CCI_REG8(0x5ba7), 0x75 }, { CCI_REG8(0x5ba8), 0x75 }, 578 { CCI_REG8(0x5ba9), 0x75 }, { CCI_REG8(0x5baa), 0x75 }, 579 { CCI_REG8(0x5bab), 0x75 }, { CCI_REG8(0x5bac), 0x75 }, 580 { CCI_REG8(0x5bad), 0x75 }, { CCI_REG8(0x5bae), 0x75 }, 581 { CCI_REG8(0x5baf), 0x75 }, { CCI_REG8(0x5bb0), 0x75 }, 582 { CCI_REG8(0x5bb1), 0x75 }, { CCI_REG8(0x5bb2), 0x75 }, 583 { CCI_REG8(0x5bb3), 0x75 }, { CCI_REG8(0x5bb4), 0x75 }, 584 { CCI_REG8(0x5bb5), 0x75 }, { CCI_REG8(0x5bb6), 0x75 }, 585 { CCI_REG8(0x5bb7), 0x75 }, { CCI_REG8(0x5bb8), 0x75 }, 586 { CCI_REG8(0x5bb9), 0x75 }, { CCI_REG8(0x5bba), 0x75 }, 587 { CCI_REG8(0x5bbb), 0x75 }, { CCI_REG8(0x5bbc), 0x75 }, 588 { CCI_REG8(0x5bbd), 0x75 }, { CCI_REG8(0x5bbe), 0x75 }, 589 { CCI_REG8(0x5bbf), 0x75 }, { CCI_REG8(0x5bc0), 0x75 }, 590 { CCI_REG8(0x5bc1), 0x75 }, { CCI_REG8(0x5bc2), 0x75 }, 591 { CCI_REG8(0x5bc3), 0x75 }, { CCI_REG8(0x5bc4), 0x75 }, 592 { CCI_REG8(0x5bc5), 0x75 }, { CCI_REG8(0x5bc6), 0x75 }, 593 { CCI_REG8(0x5bc7), 0x75 }, { CCI_REG8(0x5bc8), 0x75 }, 594 { CCI_REG8(0x5bc9), 0x75 }, { CCI_REG8(0x5bca), 0x75 }, 595 { CCI_REG8(0x5bcb), 0x75 }, { CCI_REG8(0x5bcc), 0x75 }, 596 { CCI_REG8(0x5bcd), 0x75 }, { CCI_REG8(0x5bce), 0x75 }, 597 { CCI_REG8(0x5bcf), 0x75 }, { CCI_REG8(0x5bd0), 0x75 }, 598 { CCI_REG8(0x5bd1), 0x75 }, { CCI_REG8(0x5bd2), 0x75 }, 599 { CCI_REG8(0x5bd3), 0x75 }, { CCI_REG8(0x5bd4), 0x75 }, 600 { CCI_REG8(0x5bd5), 0x75 }, { CCI_REG8(0x5bd6), 0x75 }, 601 { CCI_REG8(0x5bd7), 0x75 }, { CCI_REG8(0x5bd8), 0x75 }, 602 { CCI_REG8(0x5bd9), 0x75 }, { CCI_REG8(0x5bda), 0x75 }, 603 { CCI_REG8(0x5bdb), 0x75 }, { CCI_REG8(0x5bdc), 0x75 }, 604 { CCI_REG8(0x5bdd), 0x75 }, { CCI_REG8(0x5bde), 0x75 }, 605 { CCI_REG8(0x5bdf), 0x75 }, { CCI_REG8(0x5be0), 0x75 }, 606 { CCI_REG8(0x5be1), 0x75 }, { CCI_REG8(0x5be2), 0x75 }, 607 { CCI_REG8(0x5be3), 0x75 }, { CCI_REG8(0x5be4), 0x75 }, 608 { CCI_REG8(0x5be5), 0x75 }, { CCI_REG8(0x5be6), 0x75 }, 609 { CCI_REG8(0x5be7), 0x75 }, { CCI_REG8(0x5be8), 0x75 }, 610 { CCI_REG8(0x5be9), 0x75 }, { CCI_REG8(0x5bea), 0x75 }, 611 { CCI_REG8(0x5beb), 0x75 }, { CCI_REG8(0x5bec), 0x75 }, 612 { CCI_REG8(0x5bed), 0x75 }, { CCI_REG8(0x5bee), 0x75 }, 613 { CCI_REG8(0x5bef), 0x75 }, { CCI_REG8(0x5bf0), 0x75 }, 614 { CCI_REG8(0x5bf1), 0x75 }, { CCI_REG8(0x5bf2), 0x75 }, 615 { CCI_REG8(0x5bf3), 0x75 }, { CCI_REG8(0x5bf4), 0x75 }, 616 { CCI_REG8(0x5bf5), 0x75 }, { CCI_REG8(0x5bf6), 0x75 }, 617 { CCI_REG8(0x5bf7), 0x75 }, { CCI_REG8(0x5bf8), 0x75 }, 618 { CCI_REG8(0x5bf9), 0x75 }, { CCI_REG8(0x5bfa), 0x75 }, 619 { CCI_REG8(0x5bfb), 0x75 }, { CCI_REG8(0x5bfc), 0x75 }, 620 { CCI_REG8(0x5bfd), 0x75 }, { CCI_REG8(0x5bfe), 0x75 }, 621 { CCI_REG8(0x5bff), 0x75 }, { CCI_REG8(0x5c00), 0x75 }, 622 { CCI_REG8(0x5c01), 0x75 }, { CCI_REG8(0x5c02), 0x75 }, 623 { CCI_REG8(0x5c03), 0x75 }, { CCI_REG8(0x5c04), 0x75 }, 624 { CCI_REG8(0x5c05), 0x75 }, { CCI_REG8(0x5c06), 0x75 }, 625 { CCI_REG8(0x5c07), 0x75 }, { CCI_REG8(0x5c08), 0x75 }, 626 { CCI_REG8(0x5c09), 0x75 }, { CCI_REG8(0x5c0a), 0x75 }, 627 { CCI_REG8(0x5c0b), 0x75 }, { CCI_REG8(0x5c0c), 0x75 }, 628 { CCI_REG8(0x5c0d), 0x75 }, { CCI_REG8(0x5c0e), 0x75 }, 629 { CCI_REG8(0x5c0f), 0x75 }, { CCI_REG8(0x5c10), 0x75 }, 630 { CCI_REG8(0x5c11), 0x75 }, { CCI_REG8(0x5c12), 0x75 }, 631 { CCI_REG8(0x5c13), 0x75 }, { CCI_REG8(0x5c14), 0x75 }, 632 { CCI_REG8(0x5c15), 0x75 }, { CCI_REG8(0x5c16), 0x75 }, 633 { CCI_REG8(0x5c17), 0x75 }, { CCI_REG8(0x5c18), 0x75 }, 634 { CCI_REG8(0x5c19), 0x75 }, { CCI_REG8(0x5c1a), 0x75 }, 635 { CCI_REG8(0x5c1b), 0x75 }, { CCI_REG8(0x5c1c), 0x75 }, 636 { CCI_REG8(0x5c1d), 0x75 }, { CCI_REG8(0x5c1e), 0x75 }, 637 { CCI_REG8(0x5c1f), 0x75 }, { CCI_REG8(0x5c20), 0x75 }, 638 { CCI_REG8(0x5c21), 0x75 }, { CCI_REG8(0x5c22), 0x75 }, 639 { CCI_REG8(0x5c23), 0x75 }, { CCI_REG8(0x5c24), 0x75 }, 640 { CCI_REG8(0x5c25), 0x75 }, { CCI_REG8(0x5c26), 0x75 }, 641 { CCI_REG8(0x5c27), 0x75 }, { CCI_REG8(0x5c28), 0x75 }, 642 { CCI_REG8(0x5c29), 0x75 }, { CCI_REG8(0x5c2a), 0x75 }, 643 { CCI_REG8(0x5c2b), 0x75 }, { CCI_REG8(0x5c2c), 0x75 }, 644 { CCI_REG8(0x5c2d), 0x75 }, { CCI_REG8(0x5c2e), 0x75 }, 645 { CCI_REG8(0x5c2f), 0x75 }, { CCI_REG8(0x5c30), 0x75 }, 646 { CCI_REG8(0x5c31), 0x75 }, { CCI_REG8(0x5c32), 0x75 }, 647 { CCI_REG8(0x5c33), 0x75 }, { CCI_REG8(0x5c34), 0x75 }, 648 { CCI_REG8(0x5c35), 0x75 }, { CCI_REG8(0x5c36), 0x75 }, 649 { CCI_REG8(0x5c37), 0x75 }, { CCI_REG8(0x5c38), 0x75 }, 650 { CCI_REG8(0x5c39), 0x75 }, { CCI_REG8(0x5c3a), 0x75 }, 651 { CCI_REG8(0x5c3b), 0x75 }, { CCI_REG8(0x5c3c), 0x75 }, 652 { CCI_REG8(0x5c3d), 0x75 }, { CCI_REG8(0x5c3e), 0x75 }, 653 { CCI_REG8(0x5c3f), 0x75 }, { CCI_REG8(0x5c40), 0x75 }, 654 { CCI_REG8(0x5c41), 0x75 }, { CCI_REG8(0x5c42), 0x75 }, 655 { CCI_REG8(0x5c43), 0x75 }, { CCI_REG8(0x5c44), 0x75 }, 656 { CCI_REG8(0x5c45), 0x75 }, { CCI_REG8(0x5c46), 0x75 }, 657 { CCI_REG8(0x5c47), 0x75 }, { CCI_REG8(0x5c48), 0x75 }, 658 { CCI_REG8(0x5c49), 0x75 }, { CCI_REG8(0x5c4a), 0x75 }, 659 { CCI_REG8(0x5c4b), 0x75 }, { CCI_REG8(0x5c4c), 0x75 }, 660 { CCI_REG8(0x5c4d), 0x75 }, { CCI_REG8(0x5c4e), 0x75 }, 661 { CCI_REG8(0x5c4f), 0x75 }, { CCI_REG8(0x5c50), 0x75 }, 662 { CCI_REG8(0x5c51), 0x75 }, { CCI_REG8(0x5c52), 0x75 }, 663 { CCI_REG8(0x5c53), 0x75 }, { CCI_REG8(0x5c54), 0x75 }, 664 { CCI_REG8(0x5c55), 0x75 }, { CCI_REG8(0x5c56), 0x75 }, 665 { CCI_REG8(0x5c57), 0x75 }, { CCI_REG8(0x5c58), 0x75 }, 666 { CCI_REG8(0x5c59), 0x75 }, { CCI_REG8(0x5c5a), 0x75 }, 667 { CCI_REG8(0x5c5b), 0x75 }, { CCI_REG8(0x5c5c), 0x75 }, 668 { CCI_REG8(0x5c5d), 0x75 }, { CCI_REG8(0x5c5e), 0x75 }, 669 { CCI_REG8(0x5c5f), 0x75 }, { CCI_REG8(0x5c60), 0x75 }, 670 { CCI_REG8(0x5c61), 0x75 }, { CCI_REG8(0x5c62), 0x75 }, 671 { CCI_REG8(0x5c63), 0x75 }, { CCI_REG8(0x5c64), 0x75 }, 672 { CCI_REG8(0x5c65), 0x75 }, { CCI_REG8(0x5c66), 0x75 }, 673 { CCI_REG8(0x5c67), 0x75 }, { CCI_REG8(0x5c68), 0x75 }, 674 { CCI_REG8(0x5c69), 0x75 }, { CCI_REG8(0x5c6a), 0x75 }, 675 { CCI_REG8(0x5c6b), 0x75 }, { CCI_REG8(0x5c6c), 0x75 }, 676 { CCI_REG8(0x5c6d), 0x75 }, { CCI_REG8(0x5c6e), 0x75 }, 677 { CCI_REG8(0x5c6f), 0x75 }, { CCI_REG8(0x5c70), 0x75 }, 678 { CCI_REG8(0x5c71), 0x75 }, { CCI_REG8(0x5c72), 0x75 }, 679 { CCI_REG8(0x5c73), 0x75 }, { CCI_REG8(0x5c74), 0x75 }, 680 { CCI_REG8(0x5c75), 0x75 }, { CCI_REG8(0x5c76), 0x75 }, 681 { CCI_REG8(0x5c77), 0x75 }, { CCI_REG8(0x5c78), 0x75 }, 682 { CCI_REG8(0x5c79), 0x75 }, { CCI_REG8(0x5c7a), 0x75 }, 683 { CCI_REG8(0x5c7b), 0x75 }, { CCI_REG8(0x5c7c), 0x75 }, 684 { CCI_REG8(0x5c7d), 0x75 }, { CCI_REG8(0x5c7e), 0x75 }, 685 { CCI_REG8(0x5c7f), 0x75 }, { CCI_REG8(0x5c80), 0x75 }, 686 { CCI_REG8(0x5c81), 0x75 }, { CCI_REG8(0x5c82), 0x75 }, 687 { CCI_REG8(0x5c83), 0x75 }, { CCI_REG8(0x5c84), 0x75 }, 688 { CCI_REG8(0x5c85), 0x75 }, { CCI_REG8(0x5c86), 0x75 }, 689 { CCI_REG8(0x5c87), 0x75 }, { CCI_REG8(0x5c88), 0x75 }, 690 { CCI_REG8(0x5c89), 0x75 }, { CCI_REG8(0x5c8a), 0x75 }, 691 { CCI_REG8(0x5c8b), 0x75 }, { CCI_REG8(0x5c8c), 0x75 }, 692 { CCI_REG8(0x5c8d), 0x75 }, { CCI_REG8(0x5c8e), 0x75 }, 693 { CCI_REG8(0x5c8f), 0x75 }, { CCI_REG8(0x5c90), 0x75 }, 694 { CCI_REG8(0x5c91), 0x75 }, { CCI_REG8(0x5c92), 0x75 }, 695 { CCI_REG8(0x5c93), 0x75 }, { CCI_REG8(0x5c94), 0x75 }, 696 { CCI_REG8(0x5c95), 0x75 }, { CCI_REG8(0x5c96), 0x75 }, 697 { CCI_REG8(0x5c97), 0x75 }, { CCI_REG8(0x5c98), 0x75 }, 698 { CCI_REG8(0x5c99), 0x75 }, { CCI_REG8(0x5c9a), 0x75 }, 699 { CCI_REG8(0x5c9b), 0x75 }, { CCI_REG8(0x5c9c), 0x75 }, 700 { CCI_REG8(0x5c9d), 0x75 }, { CCI_REG8(0x5c9e), 0x75 }, 701 { CCI_REG8(0x5c9f), 0x75 }, { CCI_REG8(0x5ca0), 0x75 }, 702 { CCI_REG8(0x5ca1), 0x75 }, { CCI_REG8(0x5ca2), 0x75 }, 703 { CCI_REG8(0x5ca3), 0x75 }, { CCI_REG8(0x5ca4), 0x75 }, 704 { CCI_REG8(0x5ca5), 0x75 }, { CCI_REG8(0x5ca6), 0x75 }, 705 { CCI_REG8(0x5ca7), 0x75 }, { CCI_REG8(0x5ca8), 0x75 }, 706 { CCI_REG8(0x5ca9), 0x75 }, { CCI_REG8(0x5caa), 0x75 }, 707 { CCI_REG8(0x5cab), 0x75 }, { CCI_REG8(0x5cac), 0x75 }, 708 { CCI_REG8(0x5cad), 0x75 }, { CCI_REG8(0x5cae), 0x75 }, 709 { CCI_REG8(0x5caf), 0x75 }, { CCI_REG8(0x5cb0), 0x75 }, 710 { CCI_REG8(0x5cb1), 0x75 }, { CCI_REG8(0x5cb2), 0x75 }, 711 { CCI_REG8(0x5cb3), 0x75 }, { CCI_REG8(0x5cb4), 0x75 }, 712 { CCI_REG8(0x5cb5), 0x75 }, { CCI_REG8(0x5cb6), 0x75 }, 713 { CCI_REG8(0x5cb7), 0x75 }, { CCI_REG8(0x5cb8), 0x75 }, 714 { CCI_REG8(0x5cb9), 0x75 }, { CCI_REG8(0x5cba), 0x75 }, 715 { CCI_REG8(0x5cbb), 0x75 }, { CCI_REG8(0x5cbc), 0x75 }, 716 { CCI_REG8(0x5cbd), 0x75 }, { CCI_REG8(0x5cbe), 0x75 }, 717 { CCI_REG8(0x5cbf), 0x75 }, { CCI_REG8(0x5cc0), 0x75 }, 718 { CCI_REG8(0x5cc1), 0x75 }, { CCI_REG8(0x5cc2), 0x75 }, 719 { CCI_REG8(0x5cc3), 0x75 }, { CCI_REG8(0x5cc4), 0x75 }, 720 { CCI_REG8(0x5cc5), 0x75 }, { CCI_REG8(0x5cc6), 0x75 }, 721 { CCI_REG8(0x5cc7), 0x75 }, { CCI_REG8(0x5cc8), 0x75 }, 722 { CCI_REG8(0x5cc9), 0x75 }, { CCI_REG8(0x5cca), 0x75 }, 723 { CCI_REG8(0x5ccb), 0x75 }, { CCI_REG8(0x5ccc), 0x75 }, 724 { CCI_REG8(0x5ccd), 0x75 }, { CCI_REG8(0x5cce), 0x75 }, 725 { CCI_REG8(0x5ccf), 0x75 }, { CCI_REG8(0x5cd0), 0x75 }, 726 { CCI_REG8(0x5cd1), 0x75 }, { CCI_REG8(0x5cd2), 0x75 }, 727 { CCI_REG8(0x5cd3), 0x75 }, { CCI_REG8(0x5cd4), 0x75 }, 728 { CCI_REG8(0x5cd5), 0x75 }, { CCI_REG8(0x5cd6), 0x75 }, 729 { CCI_REG8(0x5cd7), 0x75 }, { CCI_REG8(0x5cd8), 0x75 }, 730 { CCI_REG8(0x5cd9), 0x75 }, { CCI_REG8(0x5cda), 0x75 }, 731 { CCI_REG8(0x5cdb), 0x75 }, { CCI_REG8(0x5cdc), 0x75 }, 732 { CCI_REG8(0x5cdd), 0x75 }, { CCI_REG8(0x5cde), 0x75 }, 733 { CCI_REG8(0x5cdf), 0x75 }, { CCI_REG8(0x5ce0), 0x75 }, 734 { CCI_REG8(0x5ce1), 0x75 }, { CCI_REG8(0x5ce2), 0x75 }, 735 { CCI_REG8(0x5ce3), 0x75 }, { CCI_REG8(0x5ce4), 0x75 }, 736 { CCI_REG8(0x5ce5), 0x75 }, { CCI_REG8(0x5ce6), 0x75 }, 737 { CCI_REG8(0x5ce7), 0x75 }, { CCI_REG8(0x5ce8), 0x75 }, 738 { CCI_REG8(0x5ce9), 0x75 }, { CCI_REG8(0x5cea), 0x75 }, 739 { CCI_REG8(0x5ceb), 0x75 }, { CCI_REG8(0x5cec), 0x75 }, 740 { CCI_REG8(0x5ced), 0x75 }, { CCI_REG8(0x5cee), 0x75 }, 741 { CCI_REG8(0x5cef), 0x75 }, { CCI_REG8(0x5cf0), 0x75 }, 742 { CCI_REG8(0x5cf1), 0x75 }, { CCI_REG8(0x5cf2), 0x75 }, 743 { CCI_REG8(0x5cf3), 0x75 }, { CCI_REG8(0x5cf4), 0x75 }, 744 { CCI_REG8(0x5cf5), 0x75 }, { CCI_REG8(0x5cf6), 0x75 }, 745 { CCI_REG8(0x5cf7), 0x75 }, { CCI_REG8(0x5cf8), 0x75 }, 746 { CCI_REG8(0x5cf9), 0x75 }, { CCI_REG8(0x5cfa), 0x75 }, 747 { CCI_REG8(0x5cfb), 0x75 }, { CCI_REG8(0x5cfc), 0x75 }, 748 { CCI_REG8(0x5cfd), 0x75 }, { CCI_REG8(0x5cfe), 0x75 }, 749 { CCI_REG8(0x5cff), 0x75 }, { CCI_REG8(0x5d00), 0x75 }, 750 { CCI_REG8(0x5d01), 0x75 }, { CCI_REG8(0x5d02), 0x75 }, 751 { CCI_REG8(0x5d03), 0x75 }, { CCI_REG8(0x5d04), 0x75 }, 752 { CCI_REG8(0x5d05), 0x75 }, { CCI_REG8(0x5d06), 0x75 }, 753 { CCI_REG8(0x5d07), 0x75 }, { CCI_REG8(0x5d08), 0x75 }, 754 { CCI_REG8(0x5d09), 0x75 }, { CCI_REG8(0x5d0a), 0x75 }, 755 { CCI_REG8(0x5d0b), 0x75 }, { CCI_REG8(0x5d0c), 0x75 }, 756 { CCI_REG8(0x5d0d), 0x75 }, { CCI_REG8(0x5d0e), 0x75 }, 757 { CCI_REG8(0x5d0f), 0x75 }, { CCI_REG8(0x5d10), 0x75 }, 758 { CCI_REG8(0x5d11), 0x75 }, { CCI_REG8(0x5d12), 0x75 }, 759 { CCI_REG8(0x5d13), 0x75 }, { CCI_REG8(0x5d14), 0x75 }, 760 { CCI_REG8(0x5d15), 0x75 }, { CCI_REG8(0x5d16), 0x75 }, 761 { CCI_REG8(0x5d17), 0x75 }, { CCI_REG8(0x5d18), 0x75 }, 762 { CCI_REG8(0x5d19), 0x75 }, { CCI_REG8(0x5d1a), 0x75 }, 763 { CCI_REG8(0x5d1b), 0x75 }, { CCI_REG8(0x5d1c), 0x75 }, 764 { CCI_REG8(0x5d1d), 0x75 }, { CCI_REG8(0x5d1e), 0x75 }, 765 { CCI_REG8(0x5d1f), 0x75 }, { CCI_REG8(0x5d20), 0x75 }, 766 { CCI_REG8(0x5d21), 0x75 }, { CCI_REG8(0x5d22), 0x75 }, 767 { CCI_REG8(0x5d23), 0x75 }, { CCI_REG8(0x5d24), 0x75 }, 768 { CCI_REG8(0x5d25), 0x75 }, { CCI_REG8(0x5d26), 0x75 }, 769 { CCI_REG8(0x5d27), 0x75 }, { CCI_REG8(0x5d28), 0x75 }, 770 { CCI_REG8(0x5d29), 0x75 }, { CCI_REG8(0x5d2a), 0x75 }, 771 { CCI_REG8(0x5d2b), 0x75 }, { CCI_REG8(0x5d2c), 0x75 }, 772 { CCI_REG8(0x5d2d), 0x75 }, { CCI_REG8(0x5d2e), 0x75 }, 773 { CCI_REG8(0x5d2f), 0x75 }, { CCI_REG8(0x5d30), 0x75 }, 774 { CCI_REG8(0x5d31), 0x75 }, { CCI_REG8(0x5d32), 0x75 }, 775 { CCI_REG8(0x5d33), 0x75 }, { CCI_REG8(0x5d34), 0x75 }, 776 { CCI_REG8(0x5d35), 0x75 }, { CCI_REG8(0x5d36), 0x75 }, 777 { CCI_REG8(0x5d37), 0x75 }, { CCI_REG8(0x5d38), 0x75 }, 778 { CCI_REG8(0x5d39), 0x75 }, { CCI_REG8(0x5d3a), 0x75 }, 779 { CCI_REG8(0x5d3b), 0x75 }, { CCI_REG8(0x5d3c), 0x75 }, 780 { CCI_REG8(0x5d3d), 0x75 }, { CCI_REG8(0x5d3e), 0x75 }, 781 { CCI_REG8(0x5d3f), 0x75 }, { CCI_REG8(0x5d40), 0x75 }, 782 { CCI_REG8(0x5d41), 0x75 }, { CCI_REG8(0x5d42), 0x75 }, 783 { CCI_REG8(0x5d43), 0x75 }, { CCI_REG8(0x5d44), 0x75 }, 784 { CCI_REG8(0x5d45), 0x75 }, { CCI_REG8(0x5d46), 0x75 }, 785 { CCI_REG8(0x5d47), 0x75 }, { CCI_REG8(0x5d48), 0x75 }, 786 { CCI_REG8(0x5d49), 0x75 }, { CCI_REG8(0x5d4a), 0x75 }, 787 { CCI_REG8(0x5d4b), 0x75 }, { CCI_REG8(0x5d4c), 0x75 }, 788 { CCI_REG8(0x5d4d), 0x75 }, { CCI_REG8(0x5d4e), 0x75 }, 789 { CCI_REG8(0x5d4f), 0x75 }, { CCI_REG8(0x5d50), 0x75 }, 790 { CCI_REG8(0x5d51), 0x75 }, { CCI_REG8(0x5d52), 0x75 }, 791 { CCI_REG8(0x5d53), 0x75 }, { CCI_REG8(0x5d54), 0x75 }, 792 { CCI_REG8(0x5d55), 0x75 }, { CCI_REG8(0x5d56), 0x75 }, 793 { CCI_REG8(0x5d57), 0x75 }, { CCI_REG8(0x5d58), 0x75 }, 794 { CCI_REG8(0x5d59), 0x75 }, { CCI_REG8(0x5d5a), 0x75 }, 795 { CCI_REG8(0x5d5b), 0x75 }, { CCI_REG8(0x5d5c), 0x75 }, 796 { CCI_REG8(0x5d5d), 0x75 }, { CCI_REG8(0x5d5e), 0x75 }, 797 { CCI_REG8(0x5d5f), 0x75 }, { CCI_REG8(0x5d60), 0x75 }, 798 { CCI_REG8(0x5d61), 0x75 }, { CCI_REG8(0x5d62), 0x75 }, 799 { CCI_REG8(0x5d63), 0x75 }, { CCI_REG8(0x5d64), 0x75 }, 800 { CCI_REG8(0x5d65), 0x75 }, { CCI_REG8(0x5d66), 0x75 }, 801 { CCI_REG8(0x5d67), 0x75 }, { CCI_REG8(0x5d68), 0x75 }, 802 { CCI_REG8(0x5d69), 0x75 }, { CCI_REG8(0x5d6a), 0x75 }, 803 { CCI_REG8(0x5d6b), 0x75 }, { CCI_REG8(0x5d6c), 0x75 }, 804 { CCI_REG8(0x5d6d), 0x75 }, { CCI_REG8(0x5d6e), 0x75 }, 805 { CCI_REG8(0x5d6f), 0x75 }, { CCI_REG8(0x5d70), 0x75 }, 806 { CCI_REG8(0x5d71), 0x75 }, { CCI_REG8(0x5d72), 0x75 }, 807 { CCI_REG8(0x5d73), 0x75 }, { CCI_REG8(0x5d74), 0x75 }, 808 { CCI_REG8(0x5d75), 0x75 }, { CCI_REG8(0x5d76), 0x75 }, 809 { CCI_REG8(0x5d77), 0x75 }, { CCI_REG8(0x5d78), 0x75 }, 810 { CCI_REG8(0x5d79), 0x75 }, { CCI_REG8(0x5d7a), 0x75 }, 811 { CCI_REG8(0x5d7b), 0x75 }, { CCI_REG8(0x5d7c), 0x75 }, 812 { CCI_REG8(0x5d7d), 0x75 }, { CCI_REG8(0x5d7e), 0x75 }, 813 { CCI_REG8(0x5d7f), 0x75 }, { CCI_REG8(0x5d80), 0x75 }, 814 { CCI_REG8(0x5d81), 0x75 }, { CCI_REG8(0x5d82), 0x75 }, 815 { CCI_REG8(0x5d83), 0x75 }, { CCI_REG8(0x5d84), 0x75 }, 816 { CCI_REG8(0x5d85), 0x75 }, { CCI_REG8(0x5d86), 0x75 }, 817 { CCI_REG8(0x5d87), 0x75 }, { CCI_REG8(0x5d88), 0x75 }, 818 { CCI_REG8(0x5d89), 0x75 }, { CCI_REG8(0x5d8a), 0x75 }, 819 { CCI_REG8(0x5d8b), 0x75 }, { CCI_REG8(0x5d8c), 0x75 }, 820 { CCI_REG8(0x5d8d), 0x75 }, { CCI_REG8(0x5d8e), 0x75 }, 821 { CCI_REG8(0x5d8f), 0x75 }, { CCI_REG8(0x5d90), 0x75 }, 822 { CCI_REG8(0x5d91), 0x75 }, { CCI_REG8(0x5d92), 0x75 }, 823 { CCI_REG8(0x5d93), 0x75 }, { CCI_REG8(0x5d94), 0x75 }, 824 { CCI_REG8(0x5d95), 0x75 }, { CCI_REG8(0x5d96), 0x75 }, 825 { CCI_REG8(0x5d97), 0x75 }, { CCI_REG8(0x5d98), 0x75 }, 826 { CCI_REG8(0x5d99), 0x75 }, { CCI_REG8(0x5d9a), 0x75 }, 827 { CCI_REG8(0x5d9b), 0x75 }, { CCI_REG8(0x5d9c), 0x75 }, 828 { CCI_REG8(0x5d9d), 0x75 }, { CCI_REG8(0x5d9e), 0x75 }, 829 { CCI_REG8(0x5d9f), 0x75 }, { CCI_REG8(0x5da0), 0x75 }, 830 { CCI_REG8(0x5da1), 0x75 }, { CCI_REG8(0x5da2), 0x75 }, 831 { CCI_REG8(0x5da3), 0x75 }, { CCI_REG8(0x5da4), 0x75 }, 832 { CCI_REG8(0x5da5), 0x75 }, { CCI_REG8(0x5da6), 0x75 }, 833 { CCI_REG8(0x5da7), 0x75 }, { CCI_REG8(0x5da8), 0x75 }, 834 { CCI_REG8(0x5da9), 0x75 }, { CCI_REG8(0x5daa), 0x75 }, 835 { CCI_REG8(0x5dab), 0x75 }, { CCI_REG8(0x5dac), 0x75 }, 836 { CCI_REG8(0x5dad), 0x75 }, { CCI_REG8(0x5dae), 0x75 }, 837 { CCI_REG8(0x5daf), 0x75 }, { CCI_REG8(0x5db0), 0x75 }, 838 { CCI_REG8(0x5db1), 0x75 }, { CCI_REG8(0x5db2), 0x75 }, 839 { CCI_REG8(0x5db3), 0x75 }, { CCI_REG8(0x5db4), 0x75 }, 840 { CCI_REG8(0x5db5), 0x75 }, { CCI_REG8(0x5db6), 0x75 }, 841 { CCI_REG8(0x5db7), 0x75 }, { CCI_REG8(0x5db8), 0x75 }, 842 { CCI_REG8(0x5db9), 0x75 }, { CCI_REG8(0x5dba), 0x75 }, 843 { CCI_REG8(0x5dbb), 0x75 }, { CCI_REG8(0x5dbc), 0x75 }, 844 { CCI_REG8(0x5dbd), 0x75 }, { CCI_REG8(0x5dbe), 0x75 }, 845 { CCI_REG8(0x5dbf), 0x75 }, { CCI_REG8(0x5dc0), 0x75 }, 846 { CCI_REG8(0x5dc1), 0x75 }, { CCI_REG8(0x5dc2), 0x75 }, 847 { CCI_REG8(0x5dc3), 0x75 }, { CCI_REG8(0x5dc4), 0x75 }, 848 { CCI_REG8(0x5dc5), 0x75 }, { CCI_REG8(0x5dc6), 0x75 }, 849 { CCI_REG8(0x5dc7), 0x75 }, { CCI_REG8(0x5dc8), 0x75 }, 850 { CCI_REG8(0x5dc9), 0x75 }, { CCI_REG8(0x5dca), 0x75 }, 851 { CCI_REG8(0x5dcb), 0x75 }, { CCI_REG8(0x5dcc), 0x75 }, 852 { CCI_REG8(0x5dcd), 0x75 }, { CCI_REG8(0x5dce), 0x75 }, 853 { CCI_REG8(0x5dcf), 0x75 }, { CCI_REG8(0x5dd0), 0x75 }, 854 { CCI_REG8(0x5dd1), 0x75 }, { CCI_REG8(0x5dd2), 0x75 }, 855 { CCI_REG8(0x5dd3), 0x75 }, { CCI_REG8(0x5dd4), 0x75 }, 856 { CCI_REG8(0x5dd5), 0x75 }, { CCI_REG8(0x5dd6), 0x75 }, 857 { CCI_REG8(0x5dd7), 0x75 }, { CCI_REG8(0x5dd8), 0x75 }, 858 { CCI_REG8(0x5dd9), 0x75 }, { CCI_REG8(0x5dda), 0x75 }, 859 { CCI_REG8(0x5ddb), 0x75 }, { CCI_REG8(0x5ddc), 0x75 }, 860 { CCI_REG8(0x5ddd), 0x75 }, { CCI_REG8(0x5dde), 0x75 }, 861 { CCI_REG8(0x5ddf), 0x75 }, { CCI_REG8(0x5de0), 0x75 }, 862 { CCI_REG8(0x5de1), 0x75 }, { CCI_REG8(0x5de2), 0x75 }, 863 { CCI_REG8(0x5de3), 0x75 }, { CCI_REG8(0x5de4), 0x75 }, 864 { CCI_REG8(0x5de5), 0x75 }, { CCI_REG8(0x5de6), 0x75 }, 865 { CCI_REG8(0x5de7), 0x75 }, { CCI_REG8(0x5de8), 0x75 }, 866 { CCI_REG8(0x5de9), 0x75 }, { CCI_REG8(0x5dea), 0x75 }, 867 { CCI_REG8(0x5deb), 0x75 }, { CCI_REG8(0x5dec), 0x75 }, 868 { CCI_REG8(0x5ded), 0x75 }, { CCI_REG8(0x5dee), 0x75 }, 869 { CCI_REG8(0x5def), 0x75 }, { CCI_REG8(0x5df0), 0x75 }, 870 { CCI_REG8(0x5df1), 0x75 }, { CCI_REG8(0x5df2), 0x75 }, 871 { CCI_REG8(0x5df3), 0x75 }, { CCI_REG8(0x5df4), 0x75 }, 872 { CCI_REG8(0x5df5), 0x75 }, { CCI_REG8(0x5df6), 0x75 }, 873 { CCI_REG8(0x5df7), 0x75 }, { CCI_REG8(0x5df8), 0x75 }, 874 { CCI_REG8(0x5df9), 0x75 }, { CCI_REG8(0x5dfa), 0x75 }, 875 { CCI_REG8(0x5dfb), 0x75 }, { CCI_REG8(0x5dfc), 0x75 }, 876 { CCI_REG8(0x5dfd), 0x75 }, { CCI_REG8(0x5dfe), 0x75 }, 877 { CCI_REG8(0x5dff), 0x75 }, { CCI_REG8(0x5e00), 0x75 }, 878 { CCI_REG8(0x5e01), 0x75 }, { CCI_REG8(0x5e02), 0x75 }, 879 { CCI_REG8(0x5e03), 0x75 }, { CCI_REG8(0x5e04), 0x75 }, 880 { CCI_REG8(0x5e05), 0x75 }, { CCI_REG8(0x5e06), 0x75 }, 881 { CCI_REG8(0x5e07), 0x75 }, { CCI_REG8(0x5e08), 0x75 }, 882 { CCI_REG8(0x5e09), 0x75 }, { CCI_REG8(0x5e0a), 0x75 }, 883 { CCI_REG8(0x5e0b), 0x75 }, { CCI_REG8(0x5e0c), 0x75 }, 884 { CCI_REG8(0x5e0d), 0x75 }, { CCI_REG8(0x5e0e), 0x75 }, 885 { CCI_REG8(0x5e0f), 0x75 }, { CCI_REG8(0x5e10), 0x75 }, 886 { CCI_REG8(0x5e11), 0x75 }, { CCI_REG8(0x5e12), 0x75 }, 887 { CCI_REG8(0x5e13), 0x75 }, { CCI_REG8(0x5e14), 0x75 }, 888 { CCI_REG8(0x5e15), 0x75 }, { CCI_REG8(0x5e16), 0x75 }, 889 { CCI_REG8(0x5e17), 0x75 }, { CCI_REG8(0x5e18), 0x75 }, 890 { CCI_REG8(0x5e19), 0x75 }, { CCI_REG8(0x5e1a), 0x75 }, 891 { CCI_REG8(0x5e1b), 0x75 }, { CCI_REG8(0x5e1c), 0x75 }, 892 { CCI_REG8(0x5e1d), 0x75 }, { CCI_REG8(0x5e1e), 0x75 }, 893 { CCI_REG8(0x5e1f), 0x75 }, { CCI_REG8(0x5e20), 0x75 }, 894 { CCI_REG8(0x5e21), 0x75 }, { CCI_REG8(0x5e22), 0x75 }, 895 { CCI_REG8(0x5e23), 0x75 }, { CCI_REG8(0x5e24), 0x75 }, 896 { CCI_REG8(0x5e25), 0x75 }, { CCI_REG8(0x5e26), 0x75 }, 897 { CCI_REG8(0x5e27), 0x75 }, { CCI_REG8(0x5e28), 0x75 }, 898 { CCI_REG8(0x5e29), 0x75 }, { CCI_REG8(0x5e2a), 0x75 }, 899 { CCI_REG8(0x5e2b), 0x75 }, { CCI_REG8(0x5e2c), 0x75 }, 900 { CCI_REG8(0x5e2d), 0x75 }, { CCI_REG8(0x5e2e), 0x75 }, 901 { CCI_REG8(0x5e2f), 0x75 }, { CCI_REG8(0x5e30), 0x75 }, 902 { CCI_REG8(0x5e31), 0x75 }, { CCI_REG8(0x5e32), 0x75 }, 903 { CCI_REG8(0x5e33), 0x75 }, { CCI_REG8(0x5e34), 0x75 }, 904 { CCI_REG8(0x5e35), 0x75 }, { CCI_REG8(0x5e36), 0x75 }, 905 { CCI_REG8(0x5e37), 0x75 }, { CCI_REG8(0x5e38), 0x75 }, 906 { CCI_REG8(0x5e39), 0x75 }, { CCI_REG8(0x5e3a), 0x75 }, 907 { CCI_REG8(0x5e3b), 0x75 }, { CCI_REG8(0x5e3c), 0x75 }, 908 { CCI_REG8(0x5e3d), 0x75 }, { CCI_REG8(0x5e3e), 0x75 }, 909 { CCI_REG8(0x5e3f), 0x75 }, { CCI_REG8(0x5e40), 0x75 }, 910 { CCI_REG8(0x5e41), 0x75 }, { CCI_REG8(0x5e42), 0x75 }, 911 { CCI_REG8(0x5e43), 0x75 }, { CCI_REG8(0x5e44), 0x75 }, 912 { CCI_REG8(0x5e45), 0x75 }, { CCI_REG8(0x5e46), 0x75 }, 913 { CCI_REG8(0x5e47), 0x75 }, { CCI_REG8(0x5e48), 0x75 }, 914 { CCI_REG8(0x5e49), 0x75 }, { CCI_REG8(0x5e4a), 0x75 }, 915 { CCI_REG8(0x5e4b), 0x75 }, { CCI_REG8(0x5e4c), 0x75 }, 916 { CCI_REG8(0x5e4d), 0x75 }, { CCI_REG8(0x5e4e), 0x75 }, 917 { CCI_REG8(0x5e4f), 0x75 }, { CCI_REG8(0x5e50), 0x75 }, 918 { CCI_REG8(0x5e51), 0x75 }, { CCI_REG8(0x5e52), 0x75 }, 919 { CCI_REG8(0x5e53), 0x75 }, { CCI_REG8(0x5e54), 0x75 }, 920 { CCI_REG8(0x5e55), 0x75 }, { CCI_REG8(0x5e56), 0x75 }, 921 { CCI_REG8(0x5e57), 0x75 }, { CCI_REG8(0x5e58), 0x75 }, 922 { CCI_REG8(0x5e59), 0x75 }, { CCI_REG8(0x5e5a), 0x75 }, 923 { CCI_REG8(0x5e5b), 0x75 }, { CCI_REG8(0x5e5c), 0x75 }, 924 { CCI_REG8(0x5e5d), 0x75 }, { CCI_REG8(0x5e5e), 0x75 }, 925 { CCI_REG8(0x5e5f), 0x75 }, { CCI_REG8(0x5e60), 0x75 }, 926 { CCI_REG8(0x5e61), 0x75 }, { CCI_REG8(0x5e62), 0x75 }, 927 { CCI_REG8(0x5e63), 0x75 }, { CCI_REG8(0x5e64), 0x75 }, 928 { CCI_REG8(0x5e65), 0x75 }, { CCI_REG8(0x5e66), 0x75 }, 929 { CCI_REG8(0x5e67), 0x75 }, { CCI_REG8(0x5e68), 0x75 }, 930 { CCI_REG8(0x5e69), 0x75 }, { CCI_REG8(0x5e6a), 0x75 }, 931 { CCI_REG8(0x5e6b), 0x75 }, { CCI_REG8(0x5e6c), 0x75 }, 932 { CCI_REG8(0x5e6d), 0x75 }, { CCI_REG8(0x5e6e), 0x75 }, 933 { CCI_REG8(0x5e6f), 0x75 }, { CCI_REG8(0x5e70), 0x75 }, 934 { CCI_REG8(0x5e71), 0x75 }, { CCI_REG8(0x5e72), 0x75 }, 935 { CCI_REG8(0x5e73), 0x75 }, { CCI_REG8(0x5e74), 0x75 }, 936 { CCI_REG8(0x5e75), 0x75 }, { CCI_REG8(0x5e76), 0x75 }, 937 { CCI_REG8(0x5e77), 0x75 }, { CCI_REG8(0x5e78), 0x75 }, 938 { CCI_REG8(0x5e79), 0x75 }, { CCI_REG8(0x5e7a), 0x75 }, 939 { CCI_REG8(0x5e7b), 0x75 }, { CCI_REG8(0x5e7c), 0x75 }, 940 { CCI_REG8(0x5e7d), 0x75 }, { CCI_REG8(0x5e7e), 0x75 }, 941 { CCI_REG8(0x5e7f), 0x75 }, { CCI_REG8(0x5e80), 0x75 }, 942 { CCI_REG8(0x5e81), 0x75 }, { CCI_REG8(0x5e82), 0x75 }, 943 { CCI_REG8(0x5e83), 0x75 }, { CCI_REG8(0x5e84), 0x75 }, 944 { CCI_REG8(0x5e85), 0x75 }, { CCI_REG8(0x5e86), 0x75 }, 945 { CCI_REG8(0x5e87), 0x75 }, { CCI_REG8(0x5e88), 0x75 }, 946 { CCI_REG8(0x5e89), 0x75 }, { CCI_REG8(0x5e8a), 0x75 }, 947 { CCI_REG8(0x5e8b), 0x75 }, { CCI_REG8(0x5e8c), 0x75 }, 948 { CCI_REG8(0x5e8d), 0x75 }, { CCI_REG8(0x5e8e), 0x75 }, 949 { CCI_REG8(0x5e8f), 0x75 }, { CCI_REG8(0x5e90), 0x75 }, 950 { CCI_REG8(0x5e91), 0x75 }, { CCI_REG8(0x5e92), 0x75 }, 951 { CCI_REG8(0x5e93), 0x75 }, { CCI_REG8(0x5e94), 0x75 }, 952 { CCI_REG8(0x5e95), 0x75 }, { CCI_REG8(0x5e96), 0x75 }, 953 { CCI_REG8(0x5e97), 0x75 }, { CCI_REG8(0x5e98), 0x75 }, 954 { CCI_REG8(0x5e99), 0x75 }, { CCI_REG8(0x5e9a), 0x75 }, 955 { CCI_REG8(0x5e9b), 0x75 }, { CCI_REG8(0x5e9c), 0x75 }, 956 { CCI_REG8(0x5e9d), 0x75 }, { CCI_REG8(0x5e9e), 0x75 }, 957 { CCI_REG8(0x5e9f), 0x75 }, { CCI_REG8(0x5ea0), 0x75 }, 958 { CCI_REG8(0x5ea1), 0x75 }, { CCI_REG8(0x5ea2), 0x75 }, 959 { CCI_REG8(0x5ea3), 0x75 }, { CCI_REG8(0x5ea4), 0x75 }, 960 { CCI_REG8(0x5ea5), 0x75 }, { CCI_REG8(0x5ea6), 0x75 }, 961 { CCI_REG8(0x5ea7), 0x75 }, { CCI_REG8(0x5ea8), 0x75 }, 962 { CCI_REG8(0x5ea9), 0x75 }, { CCI_REG8(0x5eaa), 0x75 }, 963 { CCI_REG8(0x5eab), 0x75 }, { CCI_REG8(0x5eac), 0x75 }, 964 { CCI_REG8(0x5ead), 0x75 }, { CCI_REG8(0x5eae), 0x75 }, 965 { CCI_REG8(0x5eaf), 0x75 }, { CCI_REG8(0x5eb0), 0x75 }, 966 { CCI_REG8(0x5eb1), 0x75 }, { CCI_REG8(0x5eb2), 0x75 }, 967 { CCI_REG8(0x5eb3), 0x75 }, { CCI_REG8(0x5eb4), 0x75 }, 968 { CCI_REG8(0x5eb5), 0x75 }, { CCI_REG8(0x5eb6), 0x75 }, 969 { CCI_REG8(0x5eb7), 0x75 }, { CCI_REG8(0x5eb8), 0x75 }, 970 { CCI_REG8(0x5eb9), 0x75 }, { CCI_REG8(0x5eba), 0x75 }, 971 { CCI_REG8(0x5ebb), 0x75 }, { CCI_REG8(0x5ebc), 0x75 }, 972 { CCI_REG8(0x5ebd), 0x75 }, { CCI_REG8(0x5ebe), 0x75 }, 973 { CCI_REG8(0x5ebf), 0x75 }, { CCI_REG8(0x5ec0), 0x75 }, 974 { CCI_REG8(0x5ec1), 0x75 }, { CCI_REG8(0x5ec2), 0x75 }, 975 { CCI_REG8(0x5ec3), 0x75 }, { CCI_REG8(0x5ec4), 0x75 }, 976 { CCI_REG8(0x5ec5), 0x75 }, { CCI_REG8(0x5ec6), 0x75 }, 977 { CCI_REG8(0x5ec7), 0x75 }, { CCI_REG8(0x5ec8), 0x75 }, 978 { CCI_REG8(0x5ec9), 0x75 }, { CCI_REG8(0x5eca), 0x75 }, 979 { CCI_REG8(0x5ecb), 0x75 }, { CCI_REG8(0x5ecc), 0x75 }, 980 { CCI_REG8(0x5ecd), 0x75 }, { CCI_REG8(0x5ece), 0x75 }, 981 { CCI_REG8(0x5ecf), 0x75 }, { CCI_REG8(0x5ed0), 0x75 }, 982 { CCI_REG8(0x5ed1), 0x75 }, { CCI_REG8(0x5ed2), 0x75 }, 983 { CCI_REG8(0x5ed3), 0x75 }, { CCI_REG8(0x5ed4), 0x75 }, 984 { CCI_REG8(0x5ed5), 0x75 }, { CCI_REG8(0x5ed6), 0x75 }, 985 { CCI_REG8(0x5ed7), 0x75 }, { CCI_REG8(0x5ed8), 0x75 }, 986 { CCI_REG8(0x5ed9), 0x75 }, { CCI_REG8(0x5eda), 0x75 }, 987 { CCI_REG8(0x5edb), 0x75 }, { CCI_REG8(0x5edc), 0x75 }, 988 { CCI_REG8(0x5edd), 0x75 }, { CCI_REG8(0x5ede), 0x75 }, 989 { CCI_REG8(0x5edf), 0x75 }, { CCI_REG8(0xfff9), 0x08 }, 990 { CCI_REG8(0x1570), 0x00 }, { CCI_REG8(0x15d0), 0x00 }, 991 { CCI_REG8(0x15a0), 0x02 }, { CCI_REG8(0x15a1), 0x00 }, 992 { CCI_REG8(0x15a2), 0x02 }, { CCI_REG8(0x15a3), 0x76 }, 993 { CCI_REG8(0x15a4), 0x03 }, { CCI_REG8(0x15a5), 0x08 }, 994 { CCI_REG8(0x15a6), 0x00 }, { CCI_REG8(0x15a7), 0x60 }, 995 { CCI_REG8(0x15a8), 0x01 }, { CCI_REG8(0x15a9), 0x00 }, 996 { CCI_REG8(0x15aa), 0x02 }, { CCI_REG8(0x15ab), 0x00 }, 997 { CCI_REG8(0x1600), 0x02 }, { CCI_REG8(0x1601), 0x00 }, 998 { CCI_REG8(0x1602), 0x02 }, { CCI_REG8(0x1603), 0x76 }, 999 { CCI_REG8(0x1604), 0x03 }, { CCI_REG8(0x1605), 0x08 }, 1000 { CCI_REG8(0x1606), 0x00 }, { CCI_REG8(0x1607), 0x60 }, 1001 { CCI_REG8(0x1608), 0x01 }, { CCI_REG8(0x1609), 0x00 }, 1002 { CCI_REG8(0x160a), 0x02 }, { CCI_REG8(0x160b), 0x00 }, 1003 { CCI_REG8(0x1633), 0x03 }, { CCI_REG8(0x1634), 0x01 }, 1004 { CCI_REG8(0x163c), 0x3a }, { CCI_REG8(0x163d), 0x01 }, 1005 { CCI_REG8(0x1648), 0x32 }, { CCI_REG8(0x1658), 0x01 }, 1006 { CCI_REG8(0x1659), 0x01 }, { CCI_REG8(0x165f), 0x01 }, 1007 { CCI_REG8(0x1677), 0x01 }, { CCI_REG8(0x1690), 0x08 }, 1008 { CCI_REG8(0x1691), 0x00 }, { CCI_REG8(0x1692), 0x20 }, 1009 { CCI_REG8(0x1693), 0x00 }, { CCI_REG8(0x1694), 0x10 }, 1010 { CCI_REG8(0x1695), 0x14 }, { CCI_REG8(0x1696), 0x10 }, 1011 { CCI_REG8(0x1697), 0x0e }, { CCI_REG8(0x1730), 0x01 }, 1012 { CCI_REG8(0x1732), 0x00 }, { CCI_REG8(0x1733), 0x10 }, 1013 { CCI_REG8(0x1734), 0x01 }, { CCI_REG8(0x1735), 0x00 }, 1014 { CCI_REG8(0x1748), 0x01 }, { CCI_REG8(0xfff9), 0x06 }, 1015 { CCI_REG8(0x5000), 0xff }, { CCI_REG8(0x5001), 0x3d }, 1016 { CCI_REG8(0x5002), 0xf5 }, { CCI_REG8(0x5004), 0x80 }, 1017 { CCI_REG8(0x5006), 0x04 }, { CCI_REG8(0x5061), 0x20 }, 1018 { CCI_REG8(0x5063), 0x20 }, { CCI_REG8(0x5064), 0x24 }, 1019 { CCI_REG8(0x5065), 0x00 }, { CCI_REG8(0x5066), 0x1b }, 1020 { CCI_REG8(0x5067), 0x00 }, { CCI_REG8(0x5068), 0x03 }, 1021 { CCI_REG8(0x5069), 0x10 }, { CCI_REG8(0x506a), 0x20 }, 1022 { CCI_REG8(0x506b), 0x04 }, { CCI_REG8(0x506c), 0x04 }, 1023 { CCI_REG8(0x506d), 0x0c }, { CCI_REG8(0x506e), 0x0c }, 1024 { CCI_REG8(0x506f), 0x04 }, { CCI_REG8(0x5070), 0x0c }, 1025 { CCI_REG8(0x5071), 0x14 }, { CCI_REG8(0x5072), 0x1c }, 1026 { CCI_REG8(0x5073), 0x01 }, { CCI_REG8(0x5074), 0x01 }, 1027 { CCI_REG8(0x5075), 0xbe }, { CCI_REG8(0x5083), 0x00 }, 1028 { CCI_REG8(0x5114), 0x03 }, { CCI_REG8(0x51b0), 0x00 }, 1029 { CCI_REG8(0x51b3), 0x0e }, { CCI_REG8(0x51b5), 0x02 }, 1030 { CCI_REG8(0x51b6), 0x00 }, { CCI_REG8(0x51b7), 0x00 }, 1031 { CCI_REG8(0x51b8), 0x00 }, { CCI_REG8(0x51b9), 0x70 }, 1032 { CCI_REG8(0x51ba), 0x00 }, { CCI_REG8(0x51bb), 0x10 }, 1033 { CCI_REG8(0x51bc), 0x00 }, { CCI_REG8(0x51bd), 0x00 }, 1034 { CCI_REG8(0x51d2), 0xff }, { CCI_REG8(0x51d3), 0x1c }, 1035 { CCI_REG8(0x5250), 0x34 }, { CCI_REG8(0x5251), 0x00 }, 1036 { CCI_REG8(0x525b), 0x00 }, { CCI_REG8(0x525d), 0x00 }, 1037 { CCI_REG8(0x527a), 0x00 }, { CCI_REG8(0x527b), 0x38 }, 1038 { CCI_REG8(0x527c), 0x00 }, { CCI_REG8(0x527d), 0x4b }, 1039 { CCI_REG8(0x5286), 0x1b }, { CCI_REG8(0x5287), 0x40 }, 1040 { CCI_REG8(0x5290), 0x00 }, { CCI_REG8(0x5291), 0x50 }, 1041 { CCI_REG8(0x5292), 0x00 }, { CCI_REG8(0x5293), 0x50 }, 1042 { CCI_REG8(0x5294), 0x00 }, { CCI_REG8(0x5295), 0x50 }, 1043 { CCI_REG8(0x5296), 0x00 }, { CCI_REG8(0x5297), 0x50 }, 1044 { CCI_REG8(0x5298), 0x00 }, { CCI_REG8(0x5299), 0x50 }, 1045 { CCI_REG8(0x529a), 0x01 }, { CCI_REG8(0x529b), 0x00 }, 1046 { CCI_REG8(0x529c), 0x01 }, { CCI_REG8(0x529d), 0x00 }, 1047 { CCI_REG8(0x529e), 0x00 }, { CCI_REG8(0x529f), 0x50 }, 1048 { CCI_REG8(0x52a0), 0x00 }, { CCI_REG8(0x52a1), 0x50 }, 1049 { CCI_REG8(0x52a2), 0x01 }, { CCI_REG8(0x52a3), 0x00 }, 1050 { CCI_REG8(0x52a4), 0x01 }, { CCI_REG8(0x52a5), 0x00 }, 1051 { CCI_REG8(0x52a6), 0x00 }, { CCI_REG8(0x52a7), 0x50 }, 1052 { CCI_REG8(0x52a8), 0x00 }, { CCI_REG8(0x52a9), 0x50 }, 1053 { CCI_REG8(0x52aa), 0x00 }, { CCI_REG8(0x52ab), 0x50 }, 1054 { CCI_REG8(0x52ac), 0x00 }, { CCI_REG8(0x52ad), 0x50 }, 1055 { CCI_REG8(0x52ae), 0x00 }, { CCI_REG8(0x52af), 0x50 }, 1056 { CCI_REG8(0x52b0), 0x00 }, { CCI_REG8(0x52b1), 0x50 }, 1057 { CCI_REG8(0x52b2), 0x00 }, { CCI_REG8(0x52b3), 0x50 }, 1058 { CCI_REG8(0x52b4), 0x00 }, { CCI_REG8(0x52b5), 0x50 }, 1059 { CCI_REG8(0x52b6), 0x00 }, { CCI_REG8(0x52b7), 0x50 }, 1060 { CCI_REG8(0x52b8), 0x00 }, { CCI_REG8(0x52b9), 0x50 }, 1061 { CCI_REG8(0x52ba), 0x01 }, { CCI_REG8(0x52bb), 0x00 }, 1062 { CCI_REG8(0x52bc), 0x01 }, { CCI_REG8(0x52bd), 0x00 }, 1063 { CCI_REG8(0x52be), 0x00 }, { CCI_REG8(0x52bf), 0x50 }, 1064 { CCI_REG8(0x52c0), 0x00 }, { CCI_REG8(0x52c1), 0x50 }, 1065 { CCI_REG8(0x52c2), 0x01 }, { CCI_REG8(0x52c3), 0x00 }, 1066 { CCI_REG8(0x52c4), 0x01 }, { CCI_REG8(0x52c5), 0x00 }, 1067 { CCI_REG8(0x52c6), 0x00 }, { CCI_REG8(0x52c7), 0x50 }, 1068 { CCI_REG8(0x52c8), 0x00 }, { CCI_REG8(0x52c9), 0x50 }, 1069 { CCI_REG8(0x52ca), 0x00 }, { CCI_REG8(0x52cb), 0x50 }, 1070 { CCI_REG8(0x52cc), 0x00 }, { CCI_REG8(0x52cd), 0x50 }, 1071 { CCI_REG8(0x52ce), 0x00 }, { CCI_REG8(0x52cf), 0x50 }, 1072 { CCI_REG8(0x52f0), 0x04 }, { CCI_REG8(0x52f1), 0x03 }, 1073 { CCI_REG8(0x52f2), 0x02 }, { CCI_REG8(0x52f3), 0x01 }, 1074 { CCI_REG8(0x52f4), 0x08 }, { CCI_REG8(0x52f5), 0x07 }, 1075 { CCI_REG8(0x52f6), 0x06 }, { CCI_REG8(0x52f7), 0x05 }, 1076 { CCI_REG8(0x52f8), 0x0c }, { CCI_REG8(0x52f9), 0x0b }, 1077 { CCI_REG8(0x52fa), 0x0a }, { CCI_REG8(0x52fb), 0x09 }, 1078 { CCI_REG8(0x52fc), 0x10 }, { CCI_REG8(0x52fd), 0x0f }, 1079 { CCI_REG8(0x52fe), 0x0e }, { CCI_REG8(0x52ff), 0x0d }, 1080 { CCI_REG8(0x5300), 0x14 }, { CCI_REG8(0x5301), 0x13 }, 1081 { CCI_REG8(0x5302), 0x12 }, { CCI_REG8(0x5303), 0x11 }, 1082 { CCI_REG8(0x5304), 0x18 }, { CCI_REG8(0x5305), 0x17 }, 1083 { CCI_REG8(0x5306), 0x16 }, { CCI_REG8(0x5307), 0x15 }, 1084 { CCI_REG8(0x5308), 0x1c }, { CCI_REG8(0x5309), 0x1b }, 1085 { CCI_REG8(0x530a), 0x1a }, { CCI_REG8(0x530b), 0x19 }, 1086 { CCI_REG8(0x530c), 0x20 }, { CCI_REG8(0x530d), 0x1f }, 1087 { CCI_REG8(0x530e), 0x1e }, { CCI_REG8(0x530f), 0x1d }, 1088 { CCI_REG8(0x5310), 0x03 }, { CCI_REG8(0x5311), 0xe8 }, 1089 { CCI_REG8(0x5331), 0x0a }, { CCI_REG8(0x5332), 0x43 }, 1090 { CCI_REG8(0x5333), 0x45 }, { CCI_REG8(0x5353), 0x09 }, 1091 { CCI_REG8(0x5354), 0x00 }, { CCI_REG8(0x5414), 0x03 }, 1092 { CCI_REG8(0x54b0), 0x10 }, { CCI_REG8(0x54b3), 0x0e }, 1093 { CCI_REG8(0x54b5), 0x02 }, { CCI_REG8(0x54b6), 0x00 }, 1094 { CCI_REG8(0x54b7), 0x00 }, { CCI_REG8(0x54b8), 0x00 }, 1095 { CCI_REG8(0x54b9), 0x70 }, { CCI_REG8(0x54ba), 0x00 }, 1096 { CCI_REG8(0x54bb), 0x10 }, { CCI_REG8(0x54bc), 0x00 }, 1097 { CCI_REG8(0x54bd), 0x00 }, { CCI_REG8(0x54d2), 0xff }, 1098 { CCI_REG8(0x54d3), 0x1c }, { CCI_REG8(0x5510), 0x03 }, 1099 { CCI_REG8(0x5511), 0xe8 }, { CCI_REG8(0x5550), 0x6c }, 1100 { CCI_REG8(0x5551), 0x00 }, { CCI_REG8(0x557a), 0x00 }, 1101 { CCI_REG8(0x557b), 0x38 }, { CCI_REG8(0x557c), 0x00 }, 1102 { CCI_REG8(0x557d), 0x4b }, { CCI_REG8(0x5590), 0x00 }, 1103 { CCI_REG8(0x5591), 0x50 }, { CCI_REG8(0x5592), 0x00 }, 1104 { CCI_REG8(0x5593), 0x50 }, { CCI_REG8(0x5594), 0x00 }, 1105 { CCI_REG8(0x5595), 0x50 }, { CCI_REG8(0x5596), 0x00 }, 1106 { CCI_REG8(0x5597), 0x50 }, { CCI_REG8(0x5598), 0x00 }, 1107 { CCI_REG8(0x5599), 0x50 }, { CCI_REG8(0x559a), 0x01 }, 1108 { CCI_REG8(0x559b), 0x00 }, { CCI_REG8(0x559c), 0x01 }, 1109 { CCI_REG8(0x559d), 0x00 }, { CCI_REG8(0x559e), 0x00 }, 1110 { CCI_REG8(0x559f), 0x50 }, { CCI_REG8(0x55a0), 0x00 }, 1111 { CCI_REG8(0x55a1), 0x50 }, { CCI_REG8(0x55a2), 0x01 }, 1112 { CCI_REG8(0x55a3), 0x00 }, { CCI_REG8(0x55a4), 0x01 }, 1113 { CCI_REG8(0x55a5), 0x00 }, { CCI_REG8(0x55a6), 0x00 }, 1114 { CCI_REG8(0x55a7), 0x50 }, { CCI_REG8(0x55a8), 0x00 }, 1115 { CCI_REG8(0x55a9), 0x50 }, { CCI_REG8(0x55aa), 0x00 }, 1116 { CCI_REG8(0x55ab), 0x50 }, { CCI_REG8(0x55ac), 0x00 }, 1117 { CCI_REG8(0x55ad), 0x50 }, { CCI_REG8(0x55ae), 0x00 }, 1118 { CCI_REG8(0x55af), 0x50 }, { CCI_REG8(0x55b0), 0x00 }, 1119 { CCI_REG8(0x55b1), 0x50 }, { CCI_REG8(0x55b2), 0x00 }, 1120 { CCI_REG8(0x55b3), 0x50 }, { CCI_REG8(0x55b4), 0x00 }, 1121 { CCI_REG8(0x55b5), 0x50 }, { CCI_REG8(0x55b6), 0x00 }, 1122 { CCI_REG8(0x55b7), 0x50 }, { CCI_REG8(0x55b8), 0x00 }, 1123 { CCI_REG8(0x55b9), 0x50 }, { CCI_REG8(0x55ba), 0x01 }, 1124 { CCI_REG8(0x55bb), 0x00 }, { CCI_REG8(0x55bc), 0x01 }, 1125 { CCI_REG8(0x55bd), 0x00 }, { CCI_REG8(0x55be), 0x00 }, 1126 { CCI_REG8(0x55bf), 0x50 }, { CCI_REG8(0x55c0), 0x00 }, 1127 { CCI_REG8(0x55c1), 0x50 }, { CCI_REG8(0x55c2), 0x01 }, 1128 { CCI_REG8(0x55c3), 0x00 }, { CCI_REG8(0x55c4), 0x01 }, 1129 { CCI_REG8(0x55c5), 0x00 }, { CCI_REG8(0x55c6), 0x00 }, 1130 { CCI_REG8(0x55c7), 0x50 }, { CCI_REG8(0x55c8), 0x00 }, 1131 { CCI_REG8(0x55c9), 0x50 }, { CCI_REG8(0x55ca), 0x00 }, 1132 { CCI_REG8(0x55cb), 0x50 }, { CCI_REG8(0x55cc), 0x00 }, 1133 { CCI_REG8(0x55cd), 0x50 }, { CCI_REG8(0x55ce), 0x00 }, 1134 { CCI_REG8(0x55cf), 0x50 }, { CCI_REG8(0x55f0), 0x04 }, 1135 { CCI_REG8(0x55f1), 0x03 }, { CCI_REG8(0x55f2), 0x02 }, 1136 { CCI_REG8(0x55f3), 0x01 }, { CCI_REG8(0x55f4), 0x08 }, 1137 { CCI_REG8(0x55f5), 0x07 }, { CCI_REG8(0x55f6), 0x06 }, 1138 { CCI_REG8(0x55f7), 0x05 }, { CCI_REG8(0x55f8), 0x0c }, 1139 { CCI_REG8(0x55f9), 0x0b }, { CCI_REG8(0x55fa), 0x0a }, 1140 { CCI_REG8(0x55fb), 0x09 }, { CCI_REG8(0x55fc), 0x10 }, 1141 { CCI_REG8(0x55fd), 0x0f }, { CCI_REG8(0x55fe), 0x0e }, 1142 { CCI_REG8(0x55ff), 0x0d }, { CCI_REG8(0x5600), 0x14 }, 1143 { CCI_REG8(0x5601), 0x13 }, { CCI_REG8(0x5602), 0x12 }, 1144 { CCI_REG8(0x5603), 0x11 }, { CCI_REG8(0x5604), 0x18 }, 1145 { CCI_REG8(0x5605), 0x17 }, { CCI_REG8(0x5606), 0x16 }, 1146 { CCI_REG8(0x5607), 0x15 }, { CCI_REG8(0x5608), 0x1c }, 1147 { CCI_REG8(0x5609), 0x1b }, { CCI_REG8(0x560a), 0x1a }, 1148 { CCI_REG8(0x560b), 0x19 }, { CCI_REG8(0x560c), 0x20 }, 1149 { CCI_REG8(0x560d), 0x1f }, { CCI_REG8(0x560e), 0x1e }, 1150 { CCI_REG8(0x560f), 0x1d }, { CCI_REG8(0x5631), 0x02 }, 1151 { CCI_REG8(0x5632), 0x42 }, { CCI_REG8(0x5633), 0x24 }, 1152 { CCI_REG8(0x5653), 0x09 }, { CCI_REG8(0x5654), 0x00 }, 1153 { CCI_REG8(0x5714), 0x03 }, { CCI_REG8(0x57b0), 0x10 }, 1154 { CCI_REG8(0x57b3), 0x0e }, { CCI_REG8(0x57b5), 0x02 }, 1155 { CCI_REG8(0x57b6), 0x00 }, { CCI_REG8(0x57b7), 0x00 }, 1156 { CCI_REG8(0x57b8), 0x00 }, { CCI_REG8(0x57b9), 0x70 }, 1157 { CCI_REG8(0x57ba), 0x00 }, { CCI_REG8(0x57bb), 0x10 }, 1158 { CCI_REG8(0x57bc), 0x00 }, { CCI_REG8(0x57bd), 0x00 }, 1159 { CCI_REG8(0x57d2), 0xff }, { CCI_REG8(0x57d3), 0x1c }, 1160 { CCI_REG8(0x5810), 0x03 }, { CCI_REG8(0x5811), 0xe8 }, 1161 { CCI_REG8(0x5850), 0x6c }, { CCI_REG8(0x5851), 0x00 }, 1162 { CCI_REG8(0x587a), 0x00 }, { CCI_REG8(0x587b), 0x38 }, 1163 { CCI_REG8(0x587c), 0x00 }, { CCI_REG8(0x587d), 0x4b }, 1164 { CCI_REG8(0x5890), 0x00 }, { CCI_REG8(0x5891), 0x50 }, 1165 { CCI_REG8(0x5892), 0x00 }, { CCI_REG8(0x5893), 0x50 }, 1166 { CCI_REG8(0x5894), 0x00 }, { CCI_REG8(0x5895), 0x50 }, 1167 { CCI_REG8(0x5896), 0x00 }, { CCI_REG8(0x5897), 0x50 }, 1168 { CCI_REG8(0x5898), 0x00 }, { CCI_REG8(0x5899), 0x50 }, 1169 { CCI_REG8(0x589a), 0x01 }, { CCI_REG8(0x589b), 0x00 }, 1170 { CCI_REG8(0x589c), 0x01 }, { CCI_REG8(0x589d), 0x00 }, 1171 { CCI_REG8(0x589e), 0x00 }, { CCI_REG8(0x589f), 0x50 }, 1172 { CCI_REG8(0x58a0), 0x00 }, { CCI_REG8(0x58a1), 0x50 }, 1173 { CCI_REG8(0x58a2), 0x01 }, { CCI_REG8(0x58a3), 0x00 }, 1174 { CCI_REG8(0x58a4), 0x01 }, { CCI_REG8(0x58a5), 0x00 }, 1175 { CCI_REG8(0x58a6), 0x00 }, { CCI_REG8(0x58a7), 0x50 }, 1176 { CCI_REG8(0x58a8), 0x00 }, { CCI_REG8(0x58a9), 0x50 }, 1177 { CCI_REG8(0x58aa), 0x00 }, { CCI_REG8(0x58ab), 0x50 }, 1178 { CCI_REG8(0x58ac), 0x00 }, { CCI_REG8(0x58ad), 0x50 }, 1179 { CCI_REG8(0x58ae), 0x00 }, { CCI_REG8(0x58af), 0x50 }, 1180 { CCI_REG8(0x58b0), 0x00 }, { CCI_REG8(0x58b1), 0x50 }, 1181 { CCI_REG8(0x58b2), 0x00 }, { CCI_REG8(0x58b3), 0x50 }, 1182 { CCI_REG8(0x58b4), 0x00 }, { CCI_REG8(0x58b5), 0x50 }, 1183 { CCI_REG8(0x58b6), 0x00 }, { CCI_REG8(0x58b7), 0x50 }, 1184 { CCI_REG8(0x58b8), 0x00 }, { CCI_REG8(0x58b9), 0x50 }, 1185 { CCI_REG8(0x58ba), 0x01 }, { CCI_REG8(0x58bb), 0x00 }, 1186 { CCI_REG8(0x58bc), 0x01 }, { CCI_REG8(0x58bd), 0x00 }, 1187 { CCI_REG8(0x58be), 0x00 }, { CCI_REG8(0x58bf), 0x50 }, 1188 { CCI_REG8(0x58c0), 0x00 }, { CCI_REG8(0x58c1), 0x50 }, 1189 { CCI_REG8(0x58c2), 0x01 }, { CCI_REG8(0x58c3), 0x00 }, 1190 { CCI_REG8(0x58c4), 0x01 }, { CCI_REG8(0x58c5), 0x00 }, 1191 { CCI_REG8(0x58c6), 0x00 }, { CCI_REG8(0x58c7), 0x50 }, 1192 { CCI_REG8(0x58c8), 0x00 }, { CCI_REG8(0x58c9), 0x50 }, 1193 { CCI_REG8(0x58ca), 0x00 }, { CCI_REG8(0x58cb), 0x50 }, 1194 { CCI_REG8(0x58cc), 0x00 }, { CCI_REG8(0x58cd), 0x50 }, 1195 { CCI_REG8(0x58ce), 0x00 }, { CCI_REG8(0x58cf), 0x50 }, 1196 { CCI_REG8(0x58f0), 0x04 }, { CCI_REG8(0x58f1), 0x03 }, 1197 { CCI_REG8(0x58f2), 0x02 }, { CCI_REG8(0x58f3), 0x01 }, 1198 { CCI_REG8(0x58f4), 0x08 }, { CCI_REG8(0x58f5), 0x07 }, 1199 { CCI_REG8(0x58f6), 0x06 }, { CCI_REG8(0x58f7), 0x05 }, 1200 { CCI_REG8(0x58f8), 0x0c }, { CCI_REG8(0x58f9), 0x0b }, 1201 { CCI_REG8(0x58fa), 0x0a }, { CCI_REG8(0x58fb), 0x09 }, 1202 { CCI_REG8(0x58fc), 0x10 }, { CCI_REG8(0x58fd), 0x0f }, 1203 { CCI_REG8(0x58fe), 0x0e }, { CCI_REG8(0x58ff), 0x0d }, 1204 { CCI_REG8(0x5900), 0x14 }, { CCI_REG8(0x5901), 0x13 }, 1205 { CCI_REG8(0x5902), 0x12 }, { CCI_REG8(0x5903), 0x11 }, 1206 { CCI_REG8(0x5904), 0x18 }, { CCI_REG8(0x5905), 0x17 }, 1207 { CCI_REG8(0x5906), 0x16 }, { CCI_REG8(0x5907), 0x15 }, 1208 { CCI_REG8(0x5908), 0x1c }, { CCI_REG8(0x5909), 0x1b }, 1209 { CCI_REG8(0x590a), 0x1a }, { CCI_REG8(0x590b), 0x19 }, 1210 { CCI_REG8(0x590c), 0x20 }, { CCI_REG8(0x590d), 0x1f }, 1211 { CCI_REG8(0x590e), 0x1e }, { CCI_REG8(0x590f), 0x1d }, 1212 { CCI_REG8(0x5931), 0x02 }, { CCI_REG8(0x5932), 0x42 }, 1213 { CCI_REG8(0x5933), 0x24 }, { CCI_REG8(0x5953), 0x09 }, 1214 { CCI_REG8(0x5954), 0x00 }, { CCI_REG8(0x5989), 0x84 }, 1215 { CCI_REG8(0x59c3), 0x04 }, { CCI_REG8(0x59c4), 0x24 }, 1216 { CCI_REG8(0x59c5), 0x40 }, { CCI_REG8(0x59c6), 0x1b }, 1217 { CCI_REG8(0x59c7), 0x40 }, { CCI_REG8(0x5a02), 0x0f }, 1218 { CCI_REG8(0x5f00), 0x29 }, { CCI_REG8(0x5f2d), 0x28 }, 1219 { CCI_REG8(0x5f2e), 0x28 }, { CCI_REG8(0x6801), 0x11 }, 1220 { CCI_REG8(0x6802), 0x3f }, { CCI_REG8(0x6803), 0xe7 }, 1221 { CCI_REG8(0x6825), 0x0f }, { CCI_REG8(0x6826), 0x20 }, 1222 { CCI_REG8(0x6827), 0x00 }, { CCI_REG8(0x6829), 0x16 }, 1223 { CCI_REG8(0x682b), 0xb3 }, { CCI_REG8(0x682c), 0x01 }, 1224 { CCI_REG8(0x6832), 0xff }, { CCI_REG8(0x6833), 0xff }, 1225 { CCI_REG8(0x6898), 0x80 }, { CCI_REG8(0x6899), 0x80 }, 1226 { CCI_REG8(0x689b), 0x40 }, { CCI_REG8(0x689c), 0x20 }, 1227 { CCI_REG8(0x689d), 0x20 }, { CCI_REG8(0x689e), 0x80 }, 1228 { CCI_REG8(0x689f), 0x60 }, { CCI_REG8(0x68a0), 0x40 }, 1229 { CCI_REG8(0x68a4), 0x40 }, { CCI_REG8(0x68a5), 0x20 }, 1230 { CCI_REG8(0x68a6), 0x00 }, { CCI_REG8(0x68b6), 0x80 }, 1231 { CCI_REG8(0x68b7), 0x80 }, { CCI_REG8(0x68b8), 0x80 }, 1232 { CCI_REG8(0x68bc), 0x80 }, { CCI_REG8(0x68bd), 0x80 }, 1233 { CCI_REG8(0x68be), 0x80 }, { CCI_REG8(0x68bf), 0x40 }, 1234 { CCI_REG8(0x68c2), 0x80 }, { CCI_REG8(0x68c3), 0x80 }, 1235 { CCI_REG8(0x68c4), 0x60 }, { CCI_REG8(0x68c5), 0x30 }, 1236 { CCI_REG8(0x6918), 0x80 }, { CCI_REG8(0x6919), 0x80 }, 1237 { CCI_REG8(0x691b), 0x40 }, { CCI_REG8(0x691c), 0x20 }, 1238 { CCI_REG8(0x691d), 0x20 }, { CCI_REG8(0x691e), 0x80 }, 1239 { CCI_REG8(0x691f), 0x60 }, { CCI_REG8(0x6920), 0x40 }, 1240 { CCI_REG8(0x6924), 0x40 }, { CCI_REG8(0x6925), 0x20 }, 1241 { CCI_REG8(0x6926), 0x00 }, { CCI_REG8(0x6936), 0x40 }, 1242 { CCI_REG8(0x6937), 0x40 }, { CCI_REG8(0x6938), 0x20 }, 1243 { CCI_REG8(0x6939), 0x20 }, { CCI_REG8(0x693a), 0x10 }, 1244 { CCI_REG8(0x693b), 0x10 }, { CCI_REG8(0x693c), 0x20 }, 1245 { CCI_REG8(0x693d), 0x20 }, { CCI_REG8(0x693e), 0x10 }, 1246 { CCI_REG8(0x693f), 0x10 }, { CCI_REG8(0x6940), 0x00 }, 1247 { CCI_REG8(0x6941), 0x00 }, { CCI_REG8(0x6942), 0x08 }, 1248 { CCI_REG8(0x6943), 0x08 }, { CCI_REG8(0x6944), 0x00 }, 1249 { CCI_REG8(0x69c2), 0x07 }, { CCI_REG8(0x6a20), 0x01 }, 1250 { CCI_REG8(0x6a23), 0x10 }, { CCI_REG8(0x6a26), 0x3d }, 1251 { CCI_REG8(0x6a27), 0x3e }, { CCI_REG8(0x6a38), 0x02 }, 1252 { CCI_REG8(0x6a39), 0x20 }, { CCI_REG8(0x6a3a), 0x02 }, 1253 { CCI_REG8(0x6a3b), 0x84 }, { CCI_REG8(0x6a3e), 0x02 }, 1254 { CCI_REG8(0x6a3f), 0x20 }, { CCI_REG8(0x6a47), 0x3b }, 1255 { CCI_REG8(0x6a63), 0x04 }, { CCI_REG8(0x6a65), 0x00 }, 1256 { CCI_REG8(0x6a67), 0x0f }, { CCI_REG8(0x6b22), 0x07 }, 1257 { CCI_REG8(0x6b23), 0xc2 }, { CCI_REG8(0x6b2f), 0x00 }, 1258 { CCI_REG8(0x6b60), 0x1f }, { CCI_REG8(0x6bd2), 0x5a }, 1259 { CCI_REG8(0x6c20), 0x50 }, { CCI_REG8(0x6c60), 0x50 }, 1260 { CCI_REG8(0x6c61), 0x06 }, { CCI_REG8(0x7318), 0x04 }, 1261 { CCI_REG8(0x7319), 0x01 }, { CCI_REG8(0x731a), 0x04 }, 1262 { CCI_REG8(0x731b), 0x01 }, { CCI_REG8(0x731c), 0x00 }, 1263 { CCI_REG8(0x731d), 0x00 }, { CCI_REG8(0x731e), 0x04 }, 1264 { CCI_REG8(0x731f), 0x01 }, { CCI_REG8(0x7320), 0x04 }, 1265 { CCI_REG8(0x7321), 0x00 }, { CCI_REG8(0x7322), 0x04 }, 1266 { CCI_REG8(0x7323), 0x00 }, { CCI_REG8(0x7324), 0x04 }, 1267 { CCI_REG8(0x7325), 0x00 }, { CCI_REG8(0x7326), 0x04 }, 1268 { CCI_REG8(0x7327), 0x00 }, { CCI_REG8(0x7600), 0x00 }, 1269 { CCI_REG8(0x7601), 0x00 }, { CCI_REG8(0x7602), 0x10 }, 1270 { CCI_REG8(0x7603), 0x00 }, { CCI_REG8(0x7604), 0x00 }, 1271 { CCI_REG8(0x7605), 0x00 }, { CCI_REG8(0x7606), 0x10 }, 1272 { CCI_REG8(0x7607), 0x00 }, { CCI_REG8(0x7608), 0x00 }, 1273 { CCI_REG8(0x7609), 0x00 }, { CCI_REG8(0x760a), 0x10 }, 1274 { CCI_REG8(0x760b), 0x00 }, { CCI_REG8(0x760c), 0x00 }, 1275 { CCI_REG8(0x760d), 0x00 }, { CCI_REG8(0x760e), 0x10 }, 1276 { CCI_REG8(0x760f), 0x00 }, { CCI_REG8(0x7610), 0x00 }, 1277 { CCI_REG8(0x7611), 0x00 }, { CCI_REG8(0x7612), 0x10 }, 1278 { CCI_REG8(0x7613), 0x00 }, { CCI_REG8(0x7614), 0x00 }, 1279 { CCI_REG8(0x7615), 0x00 }, { CCI_REG8(0x7616), 0x10 }, 1280 { CCI_REG8(0x7617), 0x00 }, { CCI_REG8(0x7618), 0x00 }, 1281 { CCI_REG8(0x7619), 0x00 }, { CCI_REG8(0x761a), 0x10 }, 1282 { CCI_REG8(0x761b), 0x00 }, { CCI_REG8(0x761c), 0x00 }, 1283 { CCI_REG8(0x761d), 0x00 }, { CCI_REG8(0x761e), 0x10 }, 1284 { CCI_REG8(0x761f), 0x00 }, { CCI_REG8(0x7620), 0x00 }, 1285 { CCI_REG8(0x7621), 0x00 }, { CCI_REG8(0x7622), 0x10 }, 1286 { CCI_REG8(0x7623), 0x00 }, { CCI_REG8(0x7624), 0x00 }, 1287 { CCI_REG8(0x7625), 0x00 }, { CCI_REG8(0x7626), 0x10 }, 1288 { CCI_REG8(0x7627), 0x00 }, { CCI_REG8(0x7628), 0x00 }, 1289 { CCI_REG8(0x7629), 0x00 }, { CCI_REG8(0x762a), 0x10 }, 1290 { CCI_REG8(0x762b), 0x00 }, { CCI_REG8(0x762c), 0x00 }, 1291 { CCI_REG8(0x762d), 0x00 }, { CCI_REG8(0x762e), 0x10 }, 1292 { CCI_REG8(0x762f), 0x00 }, { CCI_REG8(0x7630), 0x00 }, 1293 { CCI_REG8(0x7631), 0x00 }, { CCI_REG8(0x7632), 0x10 }, 1294 { CCI_REG8(0x7633), 0x00 }, { CCI_REG8(0x7634), 0x00 }, 1295 { CCI_REG8(0x7635), 0x00 }, { CCI_REG8(0x7636), 0x10 }, 1296 { CCI_REG8(0x7637), 0x00 }, { CCI_REG8(0x7638), 0x00 }, 1297 { CCI_REG8(0x7639), 0x00 }, { CCI_REG8(0x763a), 0x10 }, 1298 { CCI_REG8(0x763b), 0x00 }, { CCI_REG8(0x763c), 0x00 }, 1299 { CCI_REG8(0x763d), 0x00 }, { CCI_REG8(0x763e), 0x10 }, 1300 { CCI_REG8(0x763f), 0x00 }, { CCI_REG8(0x7640), 0x00 }, 1301 { CCI_REG8(0x7641), 0x00 }, { CCI_REG8(0x7642), 0x10 }, 1302 { CCI_REG8(0x7643), 0x00 }, { CCI_REG8(0x7644), 0x00 }, 1303 { CCI_REG8(0x7645), 0x00 }, { CCI_REG8(0x7646), 0x10 }, 1304 { CCI_REG8(0x7647), 0x00 }, { CCI_REG8(0x7648), 0x00 }, 1305 { CCI_REG8(0x7649), 0x00 }, { CCI_REG8(0x764a), 0x10 }, 1306 { CCI_REG8(0x764b), 0x00 }, { CCI_REG8(0x764c), 0x00 }, 1307 { CCI_REG8(0x764d), 0x00 }, { CCI_REG8(0x764e), 0x10 }, 1308 { CCI_REG8(0x764f), 0x00 }, { CCI_REG8(0x7650), 0x00 }, 1309 { CCI_REG8(0x7651), 0x00 }, { CCI_REG8(0x7652), 0x10 }, 1310 { CCI_REG8(0x7653), 0x00 }, { CCI_REG8(0x7654), 0x00 }, 1311 { CCI_REG8(0x7655), 0x00 }, { CCI_REG8(0x7656), 0x10 }, 1312 { CCI_REG8(0x7657), 0x00 }, { CCI_REG8(0x7658), 0x00 }, 1313 { CCI_REG8(0x7659), 0x00 }, { CCI_REG8(0x765a), 0x10 }, 1314 { CCI_REG8(0x765b), 0x00 }, { CCI_REG8(0x765c), 0x00 }, 1315 { CCI_REG8(0x765d), 0x00 }, { CCI_REG8(0x765e), 0x10 }, 1316 { CCI_REG8(0x765f), 0x00 }, { CCI_REG8(0x7660), 0x00 }, 1317 { CCI_REG8(0x7661), 0x00 }, { CCI_REG8(0x7662), 0x10 }, 1318 { CCI_REG8(0x7663), 0x00 }, { CCI_REG8(0x7664), 0x00 }, 1319 { CCI_REG8(0x7665), 0x00 }, { CCI_REG8(0x7666), 0x10 }, 1320 { CCI_REG8(0x7667), 0x00 }, { CCI_REG8(0x7668), 0x00 }, 1321 { CCI_REG8(0x7669), 0x00 }, { CCI_REG8(0x766a), 0x10 }, 1322 { CCI_REG8(0x766b), 0x00 }, { CCI_REG8(0x766c), 0x00 }, 1323 { CCI_REG8(0x766d), 0x00 }, { CCI_REG8(0x766e), 0x10 }, 1324 { CCI_REG8(0x766f), 0x00 }, { CCI_REG8(0x7670), 0x00 }, 1325 { CCI_REG8(0x7671), 0x00 }, { CCI_REG8(0x7672), 0x10 }, 1326 { CCI_REG8(0x7673), 0x00 }, { CCI_REG8(0x7674), 0x00 }, 1327 { CCI_REG8(0x7675), 0x00 }, { CCI_REG8(0x7676), 0x10 }, 1328 { CCI_REG8(0x7677), 0x00 }, { CCI_REG8(0x7678), 0x00 }, 1329 { CCI_REG8(0x7679), 0x00 }, { CCI_REG8(0x767a), 0x10 }, 1330 { CCI_REG8(0x767b), 0x00 }, { CCI_REG8(0x767c), 0x00 }, 1331 { CCI_REG8(0x767d), 0x00 }, { CCI_REG8(0x767e), 0x10 }, 1332 { CCI_REG8(0x767f), 0x00 }, { CCI_REG8(0x7680), 0x00 }, 1333 { CCI_REG8(0x7681), 0x00 }, { CCI_REG8(0x7682), 0x10 }, 1334 { CCI_REG8(0x7683), 0x00 }, { CCI_REG8(0x7684), 0x00 }, 1335 { CCI_REG8(0x7685), 0x00 }, { CCI_REG8(0x7686), 0x10 }, 1336 { CCI_REG8(0x7687), 0x00 }, { CCI_REG8(0x7688), 0x00 }, 1337 { CCI_REG8(0x7689), 0x00 }, { CCI_REG8(0x768a), 0x10 }, 1338 { CCI_REG8(0x768b), 0x00 }, { CCI_REG8(0x768c), 0x00 }, 1339 { CCI_REG8(0x768d), 0x00 }, { CCI_REG8(0x768e), 0x10 }, 1340 { CCI_REG8(0x768f), 0x00 }, { CCI_REG8(0x7690), 0x00 }, 1341 { CCI_REG8(0x7691), 0x00 }, { CCI_REG8(0x7692), 0x10 }, 1342 { CCI_REG8(0x7693), 0x00 }, { CCI_REG8(0x7694), 0x00 }, 1343 { CCI_REG8(0x7695), 0x00 }, { CCI_REG8(0x7696), 0x10 }, 1344 { CCI_REG8(0x7697), 0x00 }, { CCI_REG8(0x7698), 0x00 }, 1345 { CCI_REG8(0x7699), 0x00 }, { CCI_REG8(0x769a), 0x10 }, 1346 { CCI_REG8(0x769b), 0x00 }, { CCI_REG8(0x769c), 0x00 }, 1347 { CCI_REG8(0x769d), 0x00 }, { CCI_REG8(0x769e), 0x10 }, 1348 { CCI_REG8(0x769f), 0x00 }, { CCI_REG8(0x76a0), 0x00 }, 1349 { CCI_REG8(0x76a1), 0x00 }, { CCI_REG8(0x76a2), 0x10 }, 1350 { CCI_REG8(0x76a3), 0x00 }, { CCI_REG8(0x76a4), 0x00 }, 1351 { CCI_REG8(0x76a5), 0x00 }, { CCI_REG8(0x76a6), 0x10 }, 1352 { CCI_REG8(0x76a7), 0x00 }, { CCI_REG8(0x76a8), 0x00 }, 1353 { CCI_REG8(0x76a9), 0x00 }, { CCI_REG8(0x76aa), 0x10 }, 1354 { CCI_REG8(0x76ab), 0x00 }, { CCI_REG8(0x76ac), 0x00 }, 1355 { CCI_REG8(0x76ad), 0x00 }, { CCI_REG8(0x76ae), 0x10 }, 1356 { CCI_REG8(0x76af), 0x00 }, { CCI_REG8(0x76b0), 0x00 }, 1357 { CCI_REG8(0x76b1), 0x00 }, { CCI_REG8(0x76b2), 0x10 }, 1358 { CCI_REG8(0x76b3), 0x00 }, { CCI_REG8(0x76b4), 0x00 }, 1359 { CCI_REG8(0x76b5), 0x00 }, { CCI_REG8(0x76b6), 0x10 }, 1360 { CCI_REG8(0x76b7), 0x00 }, { CCI_REG8(0x76b8), 0x00 }, 1361 { CCI_REG8(0x76b9), 0x00 }, { CCI_REG8(0x76ba), 0x10 }, 1362 { CCI_REG8(0x76bb), 0x00 }, { CCI_REG8(0x76bc), 0x00 }, 1363 { CCI_REG8(0x76bd), 0x00 }, { CCI_REG8(0x76be), 0x10 }, 1364 { CCI_REG8(0x76bf), 0x00 }, { CCI_REG8(0x76c0), 0x00 }, 1365 { CCI_REG8(0x76c1), 0x00 }, { CCI_REG8(0x76c2), 0x10 }, 1366 { CCI_REG8(0x76c3), 0x00 }, { CCI_REG8(0x76c4), 0x00 }, 1367 { CCI_REG8(0x76c5), 0x00 }, { CCI_REG8(0x76c6), 0x10 }, 1368 { CCI_REG8(0x76c7), 0x00 }, { CCI_REG8(0x76c8), 0x00 }, 1369 { CCI_REG8(0x76c9), 0x00 }, { CCI_REG8(0x76ca), 0x10 }, 1370 { CCI_REG8(0x76cb), 0x00 }, { CCI_REG8(0x76cc), 0x00 }, 1371 { CCI_REG8(0x76cd), 0x00 }, { CCI_REG8(0x76ce), 0x10 }, 1372 { CCI_REG8(0x76cf), 0x00 }, { CCI_REG8(0x76d0), 0x00 }, 1373 { CCI_REG8(0x76d1), 0x00 }, { CCI_REG8(0x76d2), 0x10 }, 1374 { CCI_REG8(0x76d3), 0x00 }, { CCI_REG8(0x76d4), 0x00 }, 1375 { CCI_REG8(0x76d5), 0x00 }, { CCI_REG8(0x76d6), 0x10 }, 1376 { CCI_REG8(0x76d7), 0x00 }, { CCI_REG8(0x76d8), 0x00 }, 1377 { CCI_REG8(0x76d9), 0x00 }, { CCI_REG8(0x76da), 0x10 }, 1378 { CCI_REG8(0x76db), 0x00 }, { CCI_REG8(0x76dc), 0x00 }, 1379 { CCI_REG8(0x76dd), 0x00 }, { CCI_REG8(0x76de), 0x10 }, 1380 { CCI_REG8(0x76df), 0x00 }, { CCI_REG8(0x76e0), 0x00 }, 1381 { CCI_REG8(0x76e1), 0x00 }, { CCI_REG8(0x76e2), 0x10 }, 1382 { CCI_REG8(0x76e3), 0x00 }, { CCI_REG8(0x76e4), 0x00 }, 1383 { CCI_REG8(0x76e5), 0x00 }, { CCI_REG8(0x76e6), 0x10 }, 1384 { CCI_REG8(0x76e7), 0x00 }, { CCI_REG8(0x76e8), 0x00 }, 1385 { CCI_REG8(0x76e9), 0x00 }, { CCI_REG8(0x76ea), 0x10 }, 1386 { CCI_REG8(0x76eb), 0x00 }, { CCI_REG8(0x76ec), 0x00 }, 1387 { CCI_REG8(0x76ed), 0x00 }, { CCI_REG8(0x76ee), 0x10 }, 1388 { CCI_REG8(0x76ef), 0x00 }, { CCI_REG8(0x76f0), 0x00 }, 1389 { CCI_REG8(0x76f1), 0x00 }, { CCI_REG8(0x76f2), 0x10 }, 1390 { CCI_REG8(0x76f3), 0x00 }, { CCI_REG8(0x76f4), 0x00 }, 1391 { CCI_REG8(0x76f5), 0x00 }, { CCI_REG8(0x76f6), 0x10 }, 1392 { CCI_REG8(0x76f7), 0x00 }, { CCI_REG8(0x76f8), 0x00 }, 1393 { CCI_REG8(0x76f9), 0x00 }, { CCI_REG8(0x76fa), 0x10 }, 1394 { CCI_REG8(0x76fb), 0x00 }, { CCI_REG8(0x76fc), 0x00 }, 1395 { CCI_REG8(0x76fd), 0x00 }, { CCI_REG8(0x76fe), 0x10 }, 1396 { CCI_REG8(0x76ff), 0x00 }, { CCI_REG8(0x7700), 0x00 }, 1397 { CCI_REG8(0x7701), 0x00 }, { CCI_REG8(0x7702), 0x10 }, 1398 { CCI_REG8(0x7703), 0x00 }, { CCI_REG8(0x7704), 0x00 }, 1399 { CCI_REG8(0x7705), 0x00 }, { CCI_REG8(0x7706), 0x10 }, 1400 { CCI_REG8(0x7707), 0x00 }, { CCI_REG8(0x7708), 0x00 }, 1401 { CCI_REG8(0x7709), 0x00 }, { CCI_REG8(0x770a), 0x10 }, 1402 { CCI_REG8(0x770b), 0x00 }, { CCI_REG8(0x770c), 0x00 }, 1403 { CCI_REG8(0x770d), 0x00 }, { CCI_REG8(0x770e), 0x10 }, 1404 { CCI_REG8(0x770f), 0x00 }, { CCI_REG8(0x7710), 0x00 }, 1405 { CCI_REG8(0x7711), 0x00 }, { CCI_REG8(0x7712), 0x10 }, 1406 { CCI_REG8(0x7713), 0x00 }, { CCI_REG8(0x7714), 0x00 }, 1407 { CCI_REG8(0x7715), 0x00 }, { CCI_REG8(0x7716), 0x10 }, 1408 { CCI_REG8(0x7717), 0x00 }, { CCI_REG8(0x7718), 0x00 }, 1409 { CCI_REG8(0x7719), 0x00 }, { CCI_REG8(0x771a), 0x10 }, 1410 { CCI_REG8(0x771b), 0x00 }, { CCI_REG8(0x771c), 0x00 }, 1411 { CCI_REG8(0x771d), 0x00 }, { CCI_REG8(0x771e), 0x10 }, 1412 { CCI_REG8(0x771f), 0x00 }, { CCI_REG8(0x7720), 0x00 }, 1413 { CCI_REG8(0x7721), 0x00 }, { CCI_REG8(0x7722), 0x10 }, 1414 { CCI_REG8(0x7723), 0x00 }, { CCI_REG8(0x7724), 0x00 }, 1415 { CCI_REG8(0x7725), 0x00 }, { CCI_REG8(0x7726), 0x10 }, 1416 { CCI_REG8(0x7727), 0x00 }, { CCI_REG8(0x7728), 0x00 }, 1417 { CCI_REG8(0x7729), 0x00 }, { CCI_REG8(0x772a), 0x10 }, 1418 { CCI_REG8(0x772b), 0x00 }, { CCI_REG8(0x772c), 0x00 }, 1419 { CCI_REG8(0x772d), 0x00 }, { CCI_REG8(0x772e), 0x10 }, 1420 { CCI_REG8(0x772f), 0x00 }, { CCI_REG8(0x7730), 0x00 }, 1421 { CCI_REG8(0x7731), 0x00 }, { CCI_REG8(0x7732), 0x10 }, 1422 { CCI_REG8(0x7733), 0x00 }, { CCI_REG8(0x7734), 0x00 }, 1423 { CCI_REG8(0x7735), 0x00 }, { CCI_REG8(0x7736), 0x10 }, 1424 { CCI_REG8(0x7737), 0x00 }, { CCI_REG8(0x7738), 0x00 }, 1425 { CCI_REG8(0x7739), 0x00 }, { CCI_REG8(0x773a), 0x10 }, 1426 { CCI_REG8(0x773b), 0x00 }, { CCI_REG8(0x773c), 0x00 }, 1427 { CCI_REG8(0x773d), 0x00 }, { CCI_REG8(0x773e), 0x10 }, 1428 { CCI_REG8(0x773f), 0x00 }, { CCI_REG8(0x7740), 0x00 }, 1429 { CCI_REG8(0x7741), 0x00 }, { CCI_REG8(0x7742), 0x10 }, 1430 { CCI_REG8(0x7743), 0x00 }, { CCI_REG8(0x3421), 0x02 }, 1431 { CCI_REG8(0x37d0), 0x00 }, { CCI_REG8(0x3632), 0x99 }, 1432 { CCI_REG8(0xc518), 0x1f }, { CCI_REG8(0xc519), 0x1f }, 1433 { CCI_REG8(0xc51a), 0x1f }, { CCI_REG8(0xc51b), 0x1f }, 1434 { CCI_REG8(0xc51c), 0x1f }, { CCI_REG8(0xc51d), 0x1f }, 1435 { CCI_REG8(0xc51e), 0x1f }, { CCI_REG8(0xc51f), 0x1f }, 1436 { CCI_REG8(0xc520), 0x1f }, { CCI_REG8(0xc521), 0x1f }, 1437 { CCI_REG8(0x3616), 0xa0 }, { CCI_REG8(0x3615), 0xc5 }, 1438 { CCI_REG8(0xc4c1), 0x02 }, { CCI_REG8(0xc4c2), 0x02 }, 1439 { CCI_REG8(0xc4c3), 0x03 }, { CCI_REG8(0xc4c4), 0x03 }, 1440 { CCI_REG8(0xc4f6), 0x0a }, { CCI_REG8(0xc4f7), 0x0a }, 1441 { CCI_REG8(0xc4f8), 0x0a }, { CCI_REG8(0xc4f9), 0x0a }, 1442 { CCI_REG8(0xc4fa), 0x0a }, { CCI_REG8(0xc4c6), 0x0a }, 1443 { CCI_REG8(0xc4c7), 0x0a }, { CCI_REG8(0xc4c8), 0x0a }, 1444 { CCI_REG8(0xc4c9), 0x0a }, { CCI_REG8(0xc4ca), 0x14 }, 1445 { CCI_REG8(0xc4cb), 0x14 }, { CCI_REG8(0xc4cc), 0x14 }, 1446 { CCI_REG8(0xc4cd), 0x14 }, { CCI_REG8(0x3b92), 0x05 }, 1447 { CCI_REG8(0x3b93), 0x05 }, { CCI_REG8(0x3b94), 0x05 }, 1448 { CCI_REG8(0x3b95), 0x05 }, { CCI_REG8(0x3623), 0x10 }, 1449 { CCI_REG8(0xc522), 0x18 }, { CCI_REG8(0xc523), 0x12 }, 1450 { CCI_REG8(0xc524), 0x0e }, { CCI_REG8(0xc525), 0x0b }, 1451 { CCI_REG8(0xc526), 0x18 }, { CCI_REG8(0xc527), 0x12 }, 1452 { CCI_REG8(0xc528), 0x0c }, { CCI_REG8(0xc529), 0x08 }, 1453 { CCI_REG8(0xc52a), 0x18 }, { CCI_REG8(0xc52b), 0x12 }, 1454 { CCI_REG8(0xc52c), 0x0e }, { CCI_REG8(0xc52d), 0x0b }, 1455 { CCI_REG8(0xc52e), 0x18 }, { CCI_REG8(0xc52f), 0x12 }, 1456 { CCI_REG8(0xc530), 0x0e }, { CCI_REG8(0xc531), 0x0b }, 1457 { CCI_REG8(0xc532), 0x18 }, { CCI_REG8(0xc533), 0x12 }, 1458 { CCI_REG8(0xc534), 0x0e }, { CCI_REG8(0xc535), 0x0b }, 1459 { CCI_REG8(0xc536), 0x18 }, { CCI_REG8(0xc537), 0x12 }, 1460 { CCI_REG8(0xc538), 0x0e }, { CCI_REG8(0xc539), 0x0b }, 1461 { CCI_REG8(0xc53a), 0x18 }, { CCI_REG8(0xc53b), 0x12 }, 1462 { CCI_REG8(0xc53c), 0x0c }, { CCI_REG8(0xc53d), 0x08 }, 1463 { CCI_REG8(0xc53e), 0x18 }, { CCI_REG8(0xc53f), 0x12 }, 1464 { CCI_REG8(0xc540), 0x0e }, { CCI_REG8(0xc541), 0x0b }, 1465 { CCI_REG8(0xc542), 0x18 }, { CCI_REG8(0xc543), 0x12 }, 1466 { CCI_REG8(0xc544), 0x0e }, { CCI_REG8(0xc545), 0x0b }, 1467 { CCI_REG8(0xc546), 0x18 }, { CCI_REG8(0xc547), 0x12 }, 1468 { CCI_REG8(0xc548), 0x0e }, { CCI_REG8(0xc549), 0x0b }, 1469 { CCI_REG8(0x3701), 0x18 }, { CCI_REG8(0x3702), 0x38 }, 1470 { CCI_REG8(0x3703), 0x72 }, { CCI_REG8(0x3708), 0x26 }, 1471 { CCI_REG8(0x3709), 0xe6 }, { CCI_REG8(0x3a1d), 0x18 }, 1472 { CCI_REG8(0x3a1e), 0x18 }, { CCI_REG8(0x3a21), 0x18 }, 1473 { CCI_REG8(0x3a22), 0x18 }, { CCI_REG8(0x39fb), 0x18 }, 1474 { CCI_REG8(0x39fc), 0x18 }, { CCI_REG8(0x39fd), 0x18 }, 1475 { CCI_REG8(0x39fe), 0x18 }, { CCI_REG8(0xc44a), 0x08 }, 1476 { CCI_REG8(0xc44c), 0x08 }, { CCI_REG8(0xc5e8), 0x0a }, 1477 { CCI_REG8(0xc5ea), 0x0a }, { CCI_REG8(0x391d), 0x54 }, 1478 { CCI_REG8(0x391e), 0xca }, { CCI_REG8(0x3991), 0x0c }, 1479 { CCI_REG8(0x399d), 0x0c }, { CCI_REG8(0x3744), 0x24 }, 1480 { CCI_REG8(0x374b), 0x0c }, { CCI_REG8(0x3be7), 0x1e }, 1481 { CCI_REG8(0x3be8), 0x26 }, { CCI_REG8(0x3a50), 0x14 }, 1482 { CCI_REG8(0x3a54), 0x14 }, { CCI_REG8(0x3add), 0x1f }, 1483 { CCI_REG8(0x3adf), 0x24 }, { CCI_REG8(0x3aef), 0x1f }, 1484 { CCI_REG8(0x3af0), 0x24 }, { CCI_REG8(0xc57f), 0x30 }, 1485 { CCI_REG8(0xc580), 0x30 }, { CCI_REG8(0xc581), 0x30 }, 1486 { CCI_REG8(0xc582), 0x30 }, { CCI_REG8(0xc583), 0x30 }, 1487 { CCI_REG8(0xc584), 0x30 }, { CCI_REG8(0xc585), 0x30 }, 1488 { CCI_REG8(0xc586), 0x30 }, { CCI_REG8(0xc587), 0x30 }, 1489 { CCI_REG8(0xc588), 0x30 }, { CCI_REG8(0xc589), 0x30 }, 1490 { CCI_REG8(0xc58a), 0x30 }, { CCI_REG8(0xc58b), 0x30 }, 1491 { CCI_REG8(0xc58c), 0x30 }, { CCI_REG8(0xc58d), 0x30 }, 1492 { CCI_REG8(0xc58e), 0x30 }, { CCI_REG8(0xc58f), 0x30 }, 1493 { CCI_REG8(0xc590), 0x30 }, { CCI_REG8(0xc591), 0x30 }, 1494 { CCI_REG8(0xc592), 0x30 }, { CCI_REG8(0xc598), 0x30 }, 1495 { CCI_REG8(0xc599), 0x30 }, { CCI_REG8(0xc59a), 0x30 }, 1496 { CCI_REG8(0xc59b), 0x30 }, { CCI_REG8(0xc59c), 0x30 }, 1497 { CCI_REG8(0xc59d), 0x30 }, { CCI_REG8(0xc59e), 0x30 }, 1498 { CCI_REG8(0xc59f), 0x30 }, { CCI_REG8(0xc5a0), 0x30 }, 1499 { CCI_REG8(0xc5a1), 0x30 }, { CCI_REG8(0xc5a2), 0x30 }, 1500 { CCI_REG8(0xc5a3), 0x30 }, { CCI_REG8(0xc5a4), 0x30 }, 1501 { CCI_REG8(0xc5a5), 0x30 }, { CCI_REG8(0xc5a6), 0x30 }, 1502 { CCI_REG8(0xc5a7), 0x30 }, { CCI_REG8(0xc5a8), 0x30 }, 1503 { CCI_REG8(0xc5a9), 0x30 }, { CCI_REG8(0xc5aa), 0x30 }, 1504 { CCI_REG8(0xc5ab), 0x30 }, { CCI_REG8(0xc5b1), 0x38 }, 1505 { CCI_REG8(0xc5b2), 0x38 }, { CCI_REG8(0xc5b3), 0x38 }, 1506 { CCI_REG8(0xc5b4), 0x38 }, { CCI_REG8(0xc5b5), 0x38 }, 1507 { CCI_REG8(0xc5b6), 0x38 }, { CCI_REG8(0xc5b7), 0x38 }, 1508 { CCI_REG8(0xc5b8), 0x38 }, { CCI_REG8(0xc5b9), 0x38 }, 1509 { CCI_REG8(0xc5ba), 0x38 }, { CCI_REG8(0xc5bb), 0x38 }, 1510 { CCI_REG8(0xc5bc), 0x38 }, { CCI_REG8(0xc5bd), 0x38 }, 1511 { CCI_REG8(0xc5be), 0x38 }, { CCI_REG8(0xc5bf), 0x38 }, 1512 { CCI_REG8(0xc5c0), 0x38 }, { CCI_REG8(0xc5c1), 0x38 }, 1513 { CCI_REG8(0xc5c2), 0x38 }, { CCI_REG8(0xc5c3), 0x38 }, 1514 { CCI_REG8(0xc5c4), 0x38 }, { CCI_REG8(0xc5ca), 0x38 }, 1515 { CCI_REG8(0xc5cb), 0x38 }, { CCI_REG8(0xc5cc), 0x38 }, 1516 { CCI_REG8(0xc5cd), 0x38 }, { CCI_REG8(0xc5ce), 0x38 }, 1517 { CCI_REG8(0xc5cf), 0x38 }, { CCI_REG8(0xc5d0), 0x38 }, 1518 { CCI_REG8(0xc5d1), 0x38 }, { CCI_REG8(0xc5d2), 0x38 }, 1519 { CCI_REG8(0xc5d3), 0x38 }, { CCI_REG8(0xc5d4), 0x38 }, 1520 { CCI_REG8(0xc5d5), 0x38 }, { CCI_REG8(0xc5d6), 0x38 }, 1521 { CCI_REG8(0xc5d7), 0x38 }, { CCI_REG8(0xc5d8), 0x38 }, 1522 { CCI_REG8(0xc5d9), 0x38 }, { CCI_REG8(0xc5da), 0x38 }, 1523 { CCI_REG8(0xc5db), 0x38 }, { CCI_REG8(0xc5dc), 0x38 }, 1524 { CCI_REG8(0xc5dd), 0x38 }, { CCI_REG8(0x3a60), 0x68 }, 1525 { CCI_REG8(0x3a6f), 0x68 }, { CCI_REG8(0x3a5e), 0xdc }, 1526 { CCI_REG8(0x3a6d), 0xdc }, { CCI_REG8(0x3aed), 0x6e }, 1527 { CCI_REG8(0x3af1), 0x73 }, { CCI_REG8(0x3992), 0x02 }, 1528 { CCI_REG8(0x399e), 0x02 }, { CCI_REG8(0x371d), 0x17 }, 1529 { CCI_REG8(0x371f), 0x08 }, { CCI_REG8(0x3721), 0xc9 }, 1530 { CCI_REG8(0x401e), 0x00 }, { CCI_REG8(0x401f), 0xf8 }, 1531 { CCI_REG8(0x3642), 0x00 }, { CCI_REG8(0x3641), 0x7f }, 1532 { CCI_REG8(0x3ac5), 0x0c }, { CCI_REG8(0x3ac6), 0x09 }, 1533 { CCI_REG8(0x3ac7), 0x06 }, { CCI_REG8(0x3ac8), 0x02 }, 1534 { CCI_REG8(0x3ac9), 0x0c }, { CCI_REG8(0x3aca), 0x09 }, 1535 { CCI_REG8(0x3acb), 0x06 }, { CCI_REG8(0x3acc), 0x02 }, 1536 { CCI_REG8(0x3acd), 0x0c }, { CCI_REG8(0x3ace), 0x09 }, 1537 { CCI_REG8(0x3acf), 0x07 }, { CCI_REG8(0x3ad0), 0x04 }, 1538 { CCI_REG8(0x3ad1), 0x0c }, { CCI_REG8(0x3ad2), 0x09 }, 1539 { CCI_REG8(0x3ad3), 0x07 }, { CCI_REG8(0x3ad4), 0x04 }, 1540 { CCI_REG8(0xc483), 0x0c }, { CCI_REG8(0xc484), 0x0c }, 1541 { CCI_REG8(0xc485), 0x0c }, { CCI_REG8(0xc486), 0x0c }, 1542 { CCI_REG8(0x3a2f), 0x0c }, { CCI_REG8(0x3a30), 0x09 }, 1543 { CCI_REG8(0x3a31), 0x06 }, { CCI_REG8(0x3a32), 0x02 }, 1544 { CCI_REG8(0x3a34), 0x0c }, { CCI_REG8(0x3a35), 0x09 }, 1545 { CCI_REG8(0x3a36), 0x07 }, { CCI_REG8(0x3a37), 0x04 }, 1546 { CCI_REG8(0x3a43), 0x0c }, { CCI_REG8(0x3a44), 0x09 }, 1547 { CCI_REG8(0x3a45), 0x06 }, { CCI_REG8(0x3a46), 0x02 }, 1548 { CCI_REG8(0x3a48), 0x0c }, { CCI_REG8(0x3a49), 0x09 }, 1549 { CCI_REG8(0x3a4a), 0x07 }, { CCI_REG8(0x3a4b), 0x04 }, 1550 { CCI_REG8(0xc487), 0x0c }, { CCI_REG8(0xc488), 0x0c }, 1551 { CCI_REG8(0xc489), 0x0c }, { CCI_REG8(0xc48a), 0x0c }, 1552 { CCI_REG8(0x3645), 0xbd }, { CCI_REG8(0x373f), 0x00 }, 1553 { CCI_REG8(0x374f), 0x10 }, { CCI_REG8(0x3743), 0xc6 }, 1554 { CCI_REG8(0x3717), 0x82 }, { CCI_REG8(0x3732), 0x07 }, 1555 { CCI_REG8(0x3731), 0x16 }, { CCI_REG8(0x3730), 0x16 }, 1556 { CCI_REG8(0x3828), 0x07 }, { CCI_REG8(0x3714), 0x68 }, 1557 { CCI_REG8(0x371d), 0x02 }, { CCI_REG8(0x371f), 0x02 }, 1558 { CCI_REG8(0x37e0), 0x00 }, { CCI_REG8(0x37e1), 0x03 }, 1559 { CCI_REG8(0x37e2), 0x07 }, { CCI_REG8(0x3734), 0x3e }, 1560 { CCI_REG8(0x3736), 0x02 }, { CCI_REG8(0x37e4), 0x36 }, 1561 { CCI_REG8(0x37e9), 0x1c }, { CCI_REG8(0x37ea), 0x01 }, 1562 { CCI_REG8(0x37eb), 0x0a }, { CCI_REG8(0x37ec), 0x1c }, 1563 { CCI_REG8(0x37ed), 0x01 }, { CCI_REG8(0x37ee), 0x36 }, 1564 { CCI_REG8(0x373b), 0x1c }, { CCI_REG8(0x373c), 0x02 }, 1565 { CCI_REG8(0x37bb), 0x1c }, { CCI_REG8(0x37bc), 0x02 }, 1566 { CCI_REG8(0x37b8), 0x0c }, { CCI_REG8(0x371c), 0x01 }, 1567 { CCI_REG8(0x371e), 0x11 }, { CCI_REG8(0x371d), 0x01 }, 1568 { CCI_REG8(0x371f), 0x01 }, { CCI_REG8(0x3721), 0x01 }, 1569 { CCI_REG8(0x3725), 0x12 }, { CCI_REG8(0x37e3), 0x06 }, 1570 { CCI_REG8(0x37dd), 0x86 }, { CCI_REG8(0x37db), 0x0a }, 1571 { CCI_REG8(0x37dc), 0x14 }, { CCI_REG8(0x3727), 0x20 }, 1572 { CCI_REG8(0x37b2), 0x80 }, { CCI_REG8(0x37da), 0x04 }, 1573 { CCI_REG8(0x37df), 0x01 }, { CCI_REG8(0x3731), 0x11 }, 1574 { CCI_REG8(0x37dd), 0x86 }, { CCI_REG8(0x37df), 0x01 }, 1575 { CCI_REG8(0x37da), 0x03 }, { CCI_REG8(0x37b2), 0x80 }, 1576 { CCI_REG8(0x3727), 0x20 }, { CCI_REG8(0x4883), 0x26 }, 1577 { CCI_REG8(0x488b), 0x88 }, { CCI_REG8(0x3d85), 0x1f }, 1578 { CCI_REG8(0x3d81), 0x01 }, { CCI_REG8(0x3d84), 0x40 }, 1579 { CCI_REG8(0x3d88), 0x00 }, { CCI_REG8(0x3d89), 0x00 }, 1580 { CCI_REG8(0x3d8a), 0x0b }, { CCI_REG8(0x3d8b), 0xff }, 1581 { CCI_REG8(0x4d00), 0x05 }, { CCI_REG8(0x4d01), 0xc4 }, 1582 { CCI_REG8(0x4d02), 0xa3 }, { CCI_REG8(0x4d03), 0x8c }, 1583 { CCI_REG8(0x4d04), 0xfb }, { CCI_REG8(0x4d05), 0xed }, 1584 { CCI_REG8(0x4010), 0x28 }, { CCI_REG8(0x4030), 0x00 }, 1585 { CCI_REG8(0x4031), 0x00 }, { CCI_REG8(0x4032), 0x00 }, 1586 { CCI_REG8(0x4033), 0x00 }, { CCI_REG8(0x4034), 0x00 }, 1587 { CCI_REG8(0x4035), 0x00 }, { CCI_REG8(0x4036), 0x00 }, 1588 { CCI_REG8(0x4037), 0x00 }, { CCI_REG8(0x4040), 0x00 }, 1589 { CCI_REG8(0x4041), 0x00 }, { CCI_REG8(0x4042), 0x00 }, 1590 { CCI_REG8(0x4043), 0x00 }, { CCI_REG8(0x4044), 0x00 }, 1591 { CCI_REG8(0x4045), 0x00 }, { CCI_REG8(0x4046), 0x00 }, 1592 { CCI_REG8(0x4047), 0x00 }, { CCI_REG8(0x3400), 0x00 }, 1593 { CCI_REG8(0x3421), 0x23 }, { CCI_REG8(0x3422), 0xfc }, 1594 { CCI_REG8(0x3423), 0x07 }, { CCI_REG8(0x3424), 0x01 }, 1595 { CCI_REG8(0x3425), 0x04 }, { CCI_REG8(0x3426), 0x50 }, 1596 { CCI_REG8(0x3427), 0x55 }, { CCI_REG8(0x3428), 0x15 }, 1597 { CCI_REG8(0x3429), 0x00 }, { CCI_REG8(0x3025), 0x03 }, 1598 { CCI_REG8(0x3053), 0x00 }, { CCI_REG8(0x3054), 0x00 }, 1599 { CCI_REG8(0x3055), 0x00 }, { CCI_REG8(0x3056), 0x00 }, 1600 { CCI_REG8(0x3057), 0x00 }, { CCI_REG8(0x3058), 0x00 }, 1601 { CCI_REG8(0x305c), 0x00 }, { CCI_REG8(0x340c), 0x1f }, 1602 { CCI_REG8(0x340d), 0x00 }, { CCI_REG8(0x3501), 0x01 }, 1603 { CCI_REG8(0x3542), 0x48 }, { CCI_REG8(0x3582), 0x24 }, 1604 { CCI_REG8(0x3015), 0xf1 }, { CCI_REG8(0x3018), 0xf2 }, 1605 { CCI_REG8(0x301c), 0xf2 }, { CCI_REG8(0x301d), 0xf6 }, 1606 { CCI_REG8(0x301e), 0xf1 }, { CCI_REG8(0x0100), 0x01 }, 1607 { CCI_REG8(0xfff9), 0x08 }, { CCI_REG8(0x3900), 0xcd }, 1608 { CCI_REG8(0x3901), 0xcd }, { CCI_REG8(0x3902), 0xcd }, 1609 { CCI_REG8(0x3903), 0xcd }, { CCI_REG8(0x3904), 0xcd }, 1610 { CCI_REG8(0x3905), 0xcd }, { CCI_REG8(0x3906), 0xcd }, 1611 { CCI_REG8(0x3907), 0xcd }, { CCI_REG8(0x3908), 0xcd }, 1612 { CCI_REG8(0x3909), 0xcd }, { CCI_REG8(0x390a), 0xcd }, 1613 { CCI_REG8(0x390b), 0xcd }, { CCI_REG8(0x390c), 0xcd }, 1614 { CCI_REG8(0x390d), 0xcd }, { CCI_REG8(0x390e), 0xcd }, 1615 { CCI_REG8(0x390f), 0xcd }, { CCI_REG8(0x3910), 0xcd }, 1616 { CCI_REG8(0x3911), 0xcd }, { CCI_REG8(0x3912), 0xcd }, 1617 { CCI_REG8(0x3913), 0xcd }, { CCI_REG8(0x3914), 0xcd }, 1618 { CCI_REG8(0x3915), 0xcd }, { CCI_REG8(0x3916), 0xcd }, 1619 { CCI_REG8(0x3917), 0xcd }, { CCI_REG8(0x3918), 0xcd }, 1620 { CCI_REG8(0x3919), 0xcd }, { CCI_REG8(0x391a), 0xcd }, 1621 { CCI_REG8(0x391b), 0xcd }, { CCI_REG8(0x391c), 0xcd }, 1622 { CCI_REG8(0x391d), 0xcd }, { CCI_REG8(0x391e), 0xcd }, 1623 { CCI_REG8(0x391f), 0xcd }, { CCI_REG8(0x3920), 0xcd }, 1624 { CCI_REG8(0x3921), 0xcd }, { CCI_REG8(0x3922), 0xcd }, 1625 { CCI_REG8(0x3923), 0xcd }, { CCI_REG8(0x3924), 0xcd }, 1626 { CCI_REG8(0x3925), 0xcd }, { CCI_REG8(0x3926), 0xcd }, 1627 { CCI_REG8(0x3927), 0xcd }, { CCI_REG8(0x3928), 0xcd }, 1628 { CCI_REG8(0x3929), 0xcd }, { CCI_REG8(0x392a), 0xcd }, 1629 { CCI_REG8(0x392b), 0xcd }, { CCI_REG8(0x392c), 0xcd }, 1630 { CCI_REG8(0x392d), 0xcd }, { CCI_REG8(0x392e), 0xcd }, 1631 { CCI_REG8(0x392f), 0xcd }, { CCI_REG8(0x3930), 0xcd }, 1632 { CCI_REG8(0x3931), 0xcd }, { CCI_REG8(0x3932), 0xcd }, 1633 { CCI_REG8(0x3933), 0xcd }, { CCI_REG8(0x3934), 0xcd }, 1634 { CCI_REG8(0x3935), 0xcd }, { CCI_REG8(0x3936), 0xcd }, 1635 { CCI_REG8(0x3937), 0xcd }, { CCI_REG8(0x3938), 0xcd }, 1636 { CCI_REG8(0x3939), 0xcd }, { CCI_REG8(0x393a), 0xcd }, 1637 { CCI_REG8(0x393b), 0xcd }, { CCI_REG8(0x393c), 0xcd }, 1638 { CCI_REG8(0x393d), 0xcd }, { CCI_REG8(0x393e), 0xcd }, 1639 { CCI_REG8(0x393f), 0xcd }, { CCI_REG8(0x3940), 0xcd }, 1640 { CCI_REG8(0x3941), 0xcd }, { CCI_REG8(0x3942), 0xcd }, 1641 { CCI_REG8(0x3943), 0xcd }, { CCI_REG8(0x3944), 0xcd }, 1642 { CCI_REG8(0x3945), 0xcd }, { CCI_REG8(0x3946), 0xcd }, 1643 { CCI_REG8(0x3947), 0xcd }, { CCI_REG8(0x3948), 0xcd }, 1644 { CCI_REG8(0x3949), 0xcd }, { CCI_REG8(0x394a), 0xcd }, 1645 { CCI_REG8(0x394b), 0xcd }, { CCI_REG8(0x394c), 0xcd }, 1646 { CCI_REG8(0x394d), 0xcd }, { CCI_REG8(0x394e), 0xcd }, 1647 { CCI_REG8(0x394f), 0xcd }, { CCI_REG8(0x3950), 0xcd }, 1648 { CCI_REG8(0x3951), 0xcd }, { CCI_REG8(0x3952), 0xcd }, 1649 { CCI_REG8(0x3953), 0xcd }, { CCI_REG8(0x3954), 0xcd }, 1650 { CCI_REG8(0x3955), 0xcd }, { CCI_REG8(0x3956), 0xcd }, 1651 { CCI_REG8(0x3957), 0xcd }, { CCI_REG8(0x3958), 0xcd }, 1652 { CCI_REG8(0x3959), 0xcd }, { CCI_REG8(0x395a), 0xcd }, 1653 { CCI_REG8(0x395b), 0xcd }, { CCI_REG8(0x395c), 0xcd }, 1654 { CCI_REG8(0x395d), 0xcd }, { CCI_REG8(0x395e), 0xcd }, 1655 { CCI_REG8(0x395f), 0xcd }, { CCI_REG8(0x3960), 0xcd }, 1656 { CCI_REG8(0x3961), 0xcd }, { CCI_REG8(0x3962), 0xcd }, 1657 { CCI_REG8(0x3963), 0xcd }, { CCI_REG8(0x3964), 0xcd }, 1658 { CCI_REG8(0x3965), 0xcd }, { CCI_REG8(0x3966), 0xcd }, 1659 { CCI_REG8(0x3967), 0xcd }, { CCI_REG8(0x3968), 0xcd }, 1660 { CCI_REG8(0x3969), 0xcd }, { CCI_REG8(0x396a), 0xcd }, 1661 { CCI_REG8(0x396b), 0xcd }, { CCI_REG8(0x396c), 0xcd }, 1662 { CCI_REG8(0x396d), 0xcd }, { CCI_REG8(0x396e), 0xcd }, 1663 { CCI_REG8(0x396f), 0xcd }, { CCI_REG8(0x3970), 0xcd }, 1664 { CCI_REG8(0x3971), 0xcd }, { CCI_REG8(0x3972), 0xcd }, 1665 { CCI_REG8(0x3973), 0xcd }, { CCI_REG8(0x3974), 0xcd }, 1666 { CCI_REG8(0x3975), 0xcd }, { CCI_REG8(0x3976), 0xcd }, 1667 { CCI_REG8(0x3977), 0xcd }, { CCI_REG8(0x3978), 0xcd }, 1668 { CCI_REG8(0x3979), 0xcd }, { CCI_REG8(0x397a), 0xcd }, 1669 { CCI_REG8(0x397b), 0xcd }, { CCI_REG8(0x397c), 0xcd }, 1670 { CCI_REG8(0x397d), 0xcd }, { CCI_REG8(0x397e), 0xcd }, 1671 { CCI_REG8(0x397f), 0xcd }, { CCI_REG8(0x3980), 0xcd }, 1672 { CCI_REG8(0x3981), 0xcd }, { CCI_REG8(0x3982), 0xcd }, 1673 { CCI_REG8(0x3983), 0xcd }, { CCI_REG8(0x3984), 0xcd }, 1674 { CCI_REG8(0x3985), 0xcd }, { CCI_REG8(0x3986), 0xcd }, 1675 { CCI_REG8(0x3987), 0xcd }, { CCI_REG8(0x3988), 0xcd }, 1676 { CCI_REG8(0x3989), 0xcd }, { CCI_REG8(0x398a), 0xcd }, 1677 { CCI_REG8(0x398b), 0xcd }, { CCI_REG8(0x398c), 0xcd }, 1678 { CCI_REG8(0x398d), 0xcd }, { CCI_REG8(0x398e), 0xcd }, 1679 { CCI_REG8(0x398f), 0xcd }, { CCI_REG8(0x3990), 0xcd }, 1680 { CCI_REG8(0x3991), 0xcd }, { CCI_REG8(0x3992), 0xcd }, 1681 { CCI_REG8(0x3993), 0xcd }, { CCI_REG8(0x3994), 0xcd }, 1682 { CCI_REG8(0x3995), 0xcd }, { CCI_REG8(0x3996), 0xcd }, 1683 { CCI_REG8(0x3997), 0xcd }, { CCI_REG8(0x3998), 0xcd }, 1684 { CCI_REG8(0x3999), 0xcd }, { CCI_REG8(0x399a), 0xcd }, 1685 { CCI_REG8(0x399b), 0xcd }, { CCI_REG8(0x399c), 0xcd }, 1686 { CCI_REG8(0x399d), 0xcd }, { CCI_REG8(0x399e), 0xcd }, 1687 { CCI_REG8(0x399f), 0xcd }, { CCI_REG8(0x39a0), 0xcd }, 1688 { CCI_REG8(0x39a1), 0xcd }, { CCI_REG8(0x39a2), 0xcd }, 1689 { CCI_REG8(0x39a3), 0xcd }, { CCI_REG8(0x39a4), 0xcd }, 1690 { CCI_REG8(0x39a5), 0xcd }, { CCI_REG8(0x39a6), 0xcd }, 1691 { CCI_REG8(0x39a7), 0xcd }, { CCI_REG8(0x39a8), 0xcd }, 1692 { CCI_REG8(0x39a9), 0xcd }, { CCI_REG8(0x39aa), 0xcd }, 1693 { CCI_REG8(0x39ab), 0xcd }, { CCI_REG8(0x39ac), 0xcd }, 1694 { CCI_REG8(0x39ad), 0xcd }, { CCI_REG8(0x39ae), 0xcd }, 1695 { CCI_REG8(0x39af), 0xcd }, { CCI_REG8(0x39b0), 0xcd }, 1696 { CCI_REG8(0x39b1), 0xcd }, { CCI_REG8(0x39b2), 0xcd }, 1697 { CCI_REG8(0x39b3), 0xcd }, { CCI_REG8(0x39b4), 0xcd }, 1698 { CCI_REG8(0x39b5), 0xcd }, { CCI_REG8(0x39b6), 0xcd }, 1699 { CCI_REG8(0x39b7), 0xcd }, { CCI_REG8(0x39b8), 0xcd }, 1700 { CCI_REG8(0x39b9), 0xcd }, { CCI_REG8(0x39ba), 0xcd }, 1701 { CCI_REG8(0x39bb), 0xcd }, { CCI_REG8(0x39bc), 0xcd }, 1702 { CCI_REG8(0x39bd), 0xcd }, { CCI_REG8(0x39be), 0xcd }, 1703 { CCI_REG8(0x39bf), 0xcd }, { CCI_REG8(0x39c0), 0xcd }, 1704 { CCI_REG8(0x39c1), 0xcd }, { CCI_REG8(0x39c2), 0xcd }, 1705 { CCI_REG8(0x39c3), 0xcd }, { CCI_REG8(0x39c4), 0xcd }, 1706 { CCI_REG8(0x39c5), 0xcd }, { CCI_REG8(0x39c6), 0xcd }, 1707 { CCI_REG8(0x39c7), 0xcd }, { CCI_REG8(0x39c8), 0xcd }, 1708 { CCI_REG8(0x39c9), 0xcd }, { CCI_REG8(0x39ca), 0xcd }, 1709 { CCI_REG8(0x39cb), 0xcd }, { CCI_REG8(0x39cc), 0xcd }, 1710 { CCI_REG8(0x39cd), 0xcd }, { CCI_REG8(0x39ce), 0xcd }, 1711 { CCI_REG8(0x39cf), 0xcd }, { CCI_REG8(0x39d0), 0xcd }, 1712 { CCI_REG8(0x39d1), 0xcd }, { CCI_REG8(0x39d2), 0xcd }, 1713 { CCI_REG8(0x39d3), 0xcd }, { CCI_REG8(0x39d4), 0xcd }, 1714 { CCI_REG8(0x39d5), 0xcd }, { CCI_REG8(0x39d6), 0xcd }, 1715 { CCI_REG8(0x39d7), 0xcd }, { CCI_REG8(0x39d8), 0xcd }, 1716 { CCI_REG8(0x39d9), 0xcd }, { CCI_REG8(0x39da), 0xcd }, 1717 { CCI_REG8(0x39db), 0xcd }, { CCI_REG8(0x39dc), 0xcd }, 1718 { CCI_REG8(0x39dd), 0xcd }, { CCI_REG8(0x39de), 0xcd }, 1719 { CCI_REG8(0x39df), 0xcd }, { CCI_REG8(0x39e0), 0xcd }, 1720 { CCI_REG8(0x39e1), 0x40 }, { CCI_REG8(0x39e2), 0x40 }, 1721 { CCI_REG8(0x39e3), 0x40 }, { CCI_REG8(0x39e4), 0x40 }, 1722 { CCI_REG8(0x39e5), 0x40 }, { CCI_REG8(0x39e6), 0x40 }, 1723 { CCI_REG8(0x39e7), 0x40 }, { CCI_REG8(0x39e8), 0x40 }, 1724 { CCI_REG8(0x39e9), 0x40 }, { CCI_REG8(0x39ea), 0x40 }, 1725 { CCI_REG8(0x39eb), 0x40 }, { CCI_REG8(0x39ec), 0x40 }, 1726 { CCI_REG8(0x39ed), 0x40 }, { CCI_REG8(0x39ee), 0x40 }, 1727 { CCI_REG8(0x39ef), 0x40 }, { CCI_REG8(0x39f0), 0x40 }, 1728 { CCI_REG8(0x39f1), 0x40 }, { CCI_REG8(0x39f2), 0x40 }, 1729 { CCI_REG8(0x39f3), 0x40 }, { CCI_REG8(0x39f4), 0x40 }, 1730 { CCI_REG8(0x39f5), 0x40 }, { CCI_REG8(0x39f6), 0x40 }, 1731 { CCI_REG8(0x39f7), 0x40 }, { CCI_REG8(0x39f8), 0x40 }, 1732 { CCI_REG8(0x39f9), 0x40 }, { CCI_REG8(0x39fa), 0x40 }, 1733 { CCI_REG8(0x39fb), 0x40 }, { CCI_REG8(0x39fc), 0x40 }, 1734 { CCI_REG8(0x39fd), 0x40 }, { CCI_REG8(0x39fe), 0x40 }, 1735 { CCI_REG8(0x39ff), 0x40 }, { CCI_REG8(0x3a00), 0x40 }, 1736 { CCI_REG8(0x3a01), 0x40 }, { CCI_REG8(0x3a02), 0x40 }, 1737 { CCI_REG8(0x3a03), 0x40 }, { CCI_REG8(0x3a04), 0x40 }, 1738 { CCI_REG8(0x3a05), 0x40 }, { CCI_REG8(0x3a06), 0x40 }, 1739 { CCI_REG8(0x3a07), 0x40 }, { CCI_REG8(0x3a08), 0x40 }, 1740 { CCI_REG8(0x3a09), 0x40 }, { CCI_REG8(0x3a0a), 0x40 }, 1741 { CCI_REG8(0x3a0b), 0x40 }, { CCI_REG8(0x3a0c), 0x40 }, 1742 { CCI_REG8(0x3a0d), 0x40 }, { CCI_REG8(0x3a0e), 0x40 }, 1743 { CCI_REG8(0x3a0f), 0x40 }, { CCI_REG8(0x3a10), 0x40 }, 1744 { CCI_REG8(0x3a11), 0x40 }, { CCI_REG8(0x3a12), 0x40 }, 1745 { CCI_REG8(0x3a13), 0x40 }, { CCI_REG8(0x3a14), 0x40 }, 1746 { CCI_REG8(0x3a15), 0x40 }, { CCI_REG8(0x3a16), 0x40 }, 1747 { CCI_REG8(0x3a17), 0x40 }, { CCI_REG8(0x3a18), 0x40 }, 1748 { CCI_REG8(0x3a19), 0x40 }, { CCI_REG8(0x3a1a), 0x40 }, 1749 { CCI_REG8(0x3a1b), 0x40 }, { CCI_REG8(0x3a1c), 0x40 }, 1750 { CCI_REG8(0x3a1d), 0x40 }, { CCI_REG8(0x3a1e), 0x40 }, 1751 { CCI_REG8(0x3a1f), 0x40 }, { CCI_REG8(0x3a20), 0x40 }, 1752 { CCI_REG8(0x3a21), 0x40 }, { CCI_REG8(0x3a22), 0x40 }, 1753 { CCI_REG8(0x3a23), 0x40 }, { CCI_REG8(0x3a24), 0x40 }, 1754 { CCI_REG8(0x3a25), 0x40 }, { CCI_REG8(0x3a26), 0x40 }, 1755 { CCI_REG8(0x3a27), 0x40 }, { CCI_REG8(0x3a28), 0x40 }, 1756 { CCI_REG8(0x3a29), 0x40 }, { CCI_REG8(0x3a2a), 0x40 }, 1757 { CCI_REG8(0x3a2b), 0x40 }, { CCI_REG8(0x3a2c), 0x40 }, 1758 { CCI_REG8(0x3a2d), 0x40 }, { CCI_REG8(0x3a2e), 0x40 }, 1759 { CCI_REG8(0x3a2f), 0x40 }, { CCI_REG8(0x3a30), 0x40 }, 1760 { CCI_REG8(0x3a31), 0x40 }, { CCI_REG8(0x3a32), 0x40 }, 1761 { CCI_REG8(0x3a33), 0x40 }, { CCI_REG8(0x3a34), 0x40 }, 1762 { CCI_REG8(0x3a35), 0x40 }, { CCI_REG8(0x3a36), 0x40 }, 1763 { CCI_REG8(0x3a37), 0x40 }, { CCI_REG8(0x3a38), 0x40 }, 1764 { CCI_REG8(0x3a39), 0x40 }, { CCI_REG8(0x3a3a), 0x40 }, 1765 { CCI_REG8(0x3a3b), 0xcd }, { CCI_REG8(0x3a3c), 0xcd }, 1766 { CCI_REG8(0x3a3d), 0xcd }, { CCI_REG8(0x3a3e), 0xcd }, 1767 { CCI_REG8(0x3a3f), 0xcd }, { CCI_REG8(0x3a40), 0xcd }, 1768 { CCI_REG8(0x3a41), 0xcd }, { CCI_REG8(0x3a42), 0xcd }, 1769 { CCI_REG8(0x3a43), 0xcd }, { CCI_REG8(0x3a44), 0xcd }, 1770 { CCI_REG8(0x3a45), 0xcd }, { CCI_REG8(0x3a46), 0xcd }, 1771 { CCI_REG8(0x3a47), 0xcd }, { CCI_REG8(0x3a48), 0xcd }, 1772 { CCI_REG8(0x3a49), 0xcd }, { CCI_REG8(0x3a4a), 0xcd }, 1773 { CCI_REG8(0x3a4b), 0xcd }, { CCI_REG8(0x3a4c), 0xcd }, 1774 { CCI_REG8(0x3a4d), 0xcd }, { CCI_REG8(0x3a4e), 0xcd }, 1775 { CCI_REG8(0x3a4f), 0xcd }, { CCI_REG8(0x3a50), 0xcd }, 1776 { CCI_REG8(0x3a51), 0xcd }, { CCI_REG8(0x3a52), 0xcd }, 1777 { CCI_REG8(0x3a53), 0xcd }, { CCI_REG8(0x3a54), 0xcd }, 1778 { CCI_REG8(0x3a55), 0xcd }, { CCI_REG8(0x3a56), 0xcd }, 1779 { CCI_REG8(0x3a57), 0xcd }, { CCI_REG8(0x3a58), 0xcd }, 1780 { CCI_REG8(0x3a59), 0xcd }, { CCI_REG8(0x3a5a), 0xcd }, 1781 { CCI_REG8(0x3a5b), 0xcd }, { CCI_REG8(0x3a5c), 0xcd }, 1782 { CCI_REG8(0x3a5d), 0xcd }, { CCI_REG8(0x3a5e), 0xcd }, 1783 { CCI_REG8(0x3a5f), 0xcd }, { CCI_REG8(0x3a60), 0xcd }, 1784 { CCI_REG8(0x3a61), 0xcd }, { CCI_REG8(0x3a62), 0xcd }, 1785 { CCI_REG8(0x3a63), 0xcd }, { CCI_REG8(0x3a64), 0xcd }, 1786 { CCI_REG8(0x3a65), 0xcd }, { CCI_REG8(0x3a66), 0xcd }, 1787 { CCI_REG8(0x3a67), 0xcd }, { CCI_REG8(0x3a68), 0xcd }, 1788 { CCI_REG8(0x3a69), 0xcd }, { CCI_REG8(0x3a6a), 0xcd }, 1789 { CCI_REG8(0x3a6b), 0xcd }, { CCI_REG8(0x3a6c), 0xcd }, 1790 { CCI_REG8(0x3a6d), 0xcd }, { CCI_REG8(0x3a6e), 0xcd }, 1791 { CCI_REG8(0x3a6f), 0xcd }, { CCI_REG8(0x3a70), 0xcd }, 1792 { CCI_REG8(0x3a71), 0xcd }, { CCI_REG8(0x3a72), 0xcd }, 1793 { CCI_REG8(0x3a73), 0xcd }, { CCI_REG8(0x3a74), 0xcd }, 1794 { CCI_REG8(0x3a75), 0xcd }, { CCI_REG8(0x3a76), 0xcd }, 1795 { CCI_REG8(0x3a77), 0xcd }, { CCI_REG8(0x3a78), 0xcd }, 1796 { CCI_REG8(0x3a79), 0xcd }, { CCI_REG8(0x3a7a), 0xcd }, 1797 { CCI_REG8(0x3a7b), 0xcd }, { CCI_REG8(0x3a7c), 0xcd }, 1798 { CCI_REG8(0x3a7d), 0xcd }, { CCI_REG8(0x3a7e), 0xcd }, 1799 { CCI_REG8(0x3a7f), 0xcd }, { CCI_REG8(0x3a80), 0xcd }, 1800 { CCI_REG8(0x3a81), 0xcd }, { CCI_REG8(0x3a82), 0xcd }, 1801 { CCI_REG8(0x3a83), 0xcd }, { CCI_REG8(0x3a84), 0xcd }, 1802 { CCI_REG8(0x3a85), 0xcd }, { CCI_REG8(0x3a86), 0xcd }, 1803 { CCI_REG8(0x3a87), 0xcd }, { CCI_REG8(0x3a88), 0xcd }, 1804 { CCI_REG8(0x3a89), 0xcd }, { CCI_REG8(0x3a8a), 0xcd }, 1805 { CCI_REG8(0x3a8b), 0xcd }, { CCI_REG8(0x3a8c), 0xcd }, 1806 { CCI_REG8(0x3a8d), 0xcd }, { CCI_REG8(0x3a8e), 0xcd }, 1807 { CCI_REG8(0x3a8f), 0xcd }, { CCI_REG8(0x3a90), 0xcd }, 1808 { CCI_REG8(0x3a91), 0xcd }, { CCI_REG8(0x3a92), 0xcd }, 1809 { CCI_REG8(0x3a93), 0xcd }, { CCI_REG8(0x3a94), 0xcd }, 1810 { CCI_REG8(0x3a95), 0x40 }, { CCI_REG8(0x3a96), 0x40 }, 1811 { CCI_REG8(0x3a97), 0x40 }, { CCI_REG8(0x3a98), 0x40 }, 1812 { CCI_REG8(0x3a99), 0x40 }, { CCI_REG8(0x3a9a), 0x40 }, 1813 { CCI_REG8(0x3a9b), 0x40 }, { CCI_REG8(0x3a9c), 0x40 }, 1814 { CCI_REG8(0x3a9d), 0x40 }, { CCI_REG8(0x3a9e), 0x40 }, 1815 { CCI_REG8(0x3a9f), 0x40 }, { CCI_REG8(0x3aa0), 0x40 }, 1816 { CCI_REG8(0x3aa1), 0x40 }, { CCI_REG8(0x3aa2), 0x40 }, 1817 { CCI_REG8(0x3aa3), 0x40 }, { CCI_REG8(0x3aa4), 0x40 }, 1818 { CCI_REG8(0x3aa5), 0x40 }, { CCI_REG8(0x3aa6), 0x40 }, 1819 { CCI_REG8(0x3aa7), 0x40 }, { CCI_REG8(0x3aa8), 0x40 }, 1820 { CCI_REG8(0x3aa9), 0x40 }, { CCI_REG8(0x3aaa), 0x40 }, 1821 { CCI_REG8(0x3aab), 0x40 }, { CCI_REG8(0x3aac), 0x40 }, 1822 { CCI_REG8(0x3aad), 0x40 }, { CCI_REG8(0x3aae), 0x40 }, 1823 { CCI_REG8(0x3aaf), 0x40 }, { CCI_REG8(0x3ab0), 0x40 }, 1824 { CCI_REG8(0x3ab1), 0x40 }, { CCI_REG8(0x3ab2), 0x40 }, 1825 { CCI_REG8(0x3ab3), 0x40 }, { CCI_REG8(0x3ab4), 0x40 }, 1826 { CCI_REG8(0x3ab5), 0x40 }, { CCI_REG8(0x3ab6), 0x40 }, 1827 { CCI_REG8(0x3ab7), 0x40 }, { CCI_REG8(0x3ab8), 0x40 }, 1828 { CCI_REG8(0x3ab9), 0x40 }, { CCI_REG8(0x3aba), 0x40 }, 1829 { CCI_REG8(0x3abb), 0x40 }, { CCI_REG8(0x3abc), 0x40 }, 1830 { CCI_REG8(0x3abd), 0x40 }, { CCI_REG8(0x3abe), 0x40 }, 1831 { CCI_REG8(0x3abf), 0x40 }, { CCI_REG8(0x3ac0), 0x40 }, 1832 { CCI_REG8(0x3ac1), 0x40 }, { CCI_REG8(0x3ac2), 0x40 }, 1833 { CCI_REG8(0x3ac3), 0x40 }, { CCI_REG8(0x3ac4), 0x40 }, 1834 { CCI_REG8(0x3ac5), 0x40 }, { CCI_REG8(0x3ac6), 0x40 }, 1835 { CCI_REG8(0x3ac7), 0x40 }, { CCI_REG8(0x3ac8), 0x40 }, 1836 { CCI_REG8(0x3ac9), 0x40 }, { CCI_REG8(0x3aca), 0x40 }, 1837 { CCI_REG8(0x3acb), 0x40 }, { CCI_REG8(0x3acc), 0x40 }, 1838 { CCI_REG8(0x3acd), 0x40 }, { CCI_REG8(0x3ace), 0x40 }, 1839 { CCI_REG8(0x3acf), 0x40 }, { CCI_REG8(0x3ad0), 0x40 }, 1840 { CCI_REG8(0x3ad1), 0x40 }, { CCI_REG8(0x3ad2), 0x40 }, 1841 { CCI_REG8(0x3ad3), 0x40 }, { CCI_REG8(0x3ad4), 0x40 }, 1842 { CCI_REG8(0x3ad5), 0x40 }, { CCI_REG8(0x3ad6), 0x40 }, 1843 { CCI_REG8(0x3ad7), 0x40 }, { CCI_REG8(0x3ad8), 0x40 }, 1844 { CCI_REG8(0x3ad9), 0x40 }, { CCI_REG8(0x3ada), 0x40 }, 1845 { CCI_REG8(0x3adb), 0x40 }, { CCI_REG8(0x3adc), 0x40 }, 1846 { CCI_REG8(0x3add), 0x40 }, { CCI_REG8(0x3ade), 0x40 }, 1847 { CCI_REG8(0x3adf), 0x40 }, { CCI_REG8(0x3ae0), 0x40 }, 1848 { CCI_REG8(0x3ae1), 0x40 }, { CCI_REG8(0x3ae2), 0x40 }, 1849 { CCI_REG8(0x3ae3), 0x40 }, { CCI_REG8(0x3ae4), 0x40 }, 1850 { CCI_REG8(0x3ae5), 0x40 }, { CCI_REG8(0x3ae6), 0x40 }, 1851 { CCI_REG8(0x3ae7), 0x40 }, { CCI_REG8(0x3ae8), 0x40 }, 1852 { CCI_REG8(0x3ae9), 0x40 }, { CCI_REG8(0x3aea), 0x40 }, 1853 { CCI_REG8(0x3aeb), 0x40 }, { CCI_REG8(0x3aec), 0x40 }, 1854 { CCI_REG8(0x3aed), 0x40 }, { CCI_REG8(0x3aee), 0x40 }, 1855 { CCI_REG8(0x3aef), 0xcd }, { CCI_REG8(0x3af0), 0xcd }, 1856 { CCI_REG8(0x3af1), 0xcd }, { CCI_REG8(0x3af2), 0xcd }, 1857 { CCI_REG8(0x3af3), 0xcd }, { CCI_REG8(0x3af4), 0xcd }, 1858 { CCI_REG8(0x3af5), 0xcd }, { CCI_REG8(0x3af6), 0xcd }, 1859 { CCI_REG8(0x3af7), 0xcd }, { CCI_REG8(0x3af8), 0xcd }, 1860 { CCI_REG8(0x3af9), 0xcd }, { CCI_REG8(0x3afa), 0xcd }, 1861 { CCI_REG8(0x3afb), 0xcd }, { CCI_REG8(0x3afc), 0xcd }, 1862 { CCI_REG8(0x3afd), 0xcd }, { CCI_REG8(0x3afe), 0xcd }, 1863 { CCI_REG8(0x3aff), 0xcd }, { CCI_REG8(0x3b00), 0xcd }, 1864 { CCI_REG8(0x3b01), 0xcd }, { CCI_REG8(0x3b02), 0xcd }, 1865 { CCI_REG8(0x3b03), 0xcd }, { CCI_REG8(0x3b04), 0xcd }, 1866 { CCI_REG8(0x3b05), 0xcd }, { CCI_REG8(0x3b06), 0xcd }, 1867 { CCI_REG8(0x3b07), 0xcd }, { CCI_REG8(0x3b08), 0xcd }, 1868 { CCI_REG8(0x3b09), 0xcd }, { CCI_REG8(0x3b0a), 0xcd }, 1869 { CCI_REG8(0x3b0b), 0xcd }, { CCI_REG8(0x3b0c), 0xcd }, 1870 { CCI_REG8(0x3b0d), 0xcd }, { CCI_REG8(0x3b0e), 0xcd }, 1871 { CCI_REG8(0x3b0f), 0xcd }, { CCI_REG8(0x3b10), 0xcd }, 1872 { CCI_REG8(0x3b11), 0xcd }, { CCI_REG8(0x3b12), 0xcd }, 1873 { CCI_REG8(0x3b13), 0xcd }, { CCI_REG8(0x3b14), 0xcd }, 1874 { CCI_REG8(0x3b15), 0xcd }, { CCI_REG8(0x3b16), 0xcd }, 1875 { CCI_REG8(0x3b17), 0xcd }, { CCI_REG8(0x3b18), 0xcd }, 1876 { CCI_REG8(0x3b19), 0xcd }, { CCI_REG8(0x3b1a), 0xcd }, 1877 { CCI_REG8(0x3b1b), 0xcd }, { CCI_REG8(0x3b1c), 0xcd }, 1878 { CCI_REG8(0x3b1d), 0xcd }, { CCI_REG8(0x3b1e), 0xcd }, 1879 { CCI_REG8(0x3b1f), 0xcd }, { CCI_REG8(0x3b20), 0xcd }, 1880 { CCI_REG8(0x3b21), 0xcd }, { CCI_REG8(0x3b22), 0xcd }, 1881 { CCI_REG8(0x3b23), 0xcd }, { CCI_REG8(0x3b24), 0xcd }, 1882 { CCI_REG8(0x3b25), 0xcd }, { CCI_REG8(0x3b26), 0xcd }, 1883 { CCI_REG8(0x3b27), 0xcd }, { CCI_REG8(0x3b28), 0xcd }, 1884 { CCI_REG8(0x3b29), 0xcd }, { CCI_REG8(0x3b2a), 0xcd }, 1885 { CCI_REG8(0x3b2b), 0xcd }, { CCI_REG8(0x3b2c), 0xcd }, 1886 { CCI_REG8(0x3b2d), 0xcd }, { CCI_REG8(0x3b2e), 0xcd }, 1887 { CCI_REG8(0x3b2f), 0xcd }, { CCI_REG8(0x3b30), 0xcd }, 1888 { CCI_REG8(0x3b31), 0xcd }, { CCI_REG8(0x3b32), 0xcd }, 1889 { CCI_REG8(0x3b33), 0xcd }, { CCI_REG8(0x3b34), 0xcd }, 1890 { CCI_REG8(0x3b35), 0xcd }, { CCI_REG8(0x3b36), 0xcd }, 1891 { CCI_REG8(0x3b37), 0xcd }, { CCI_REG8(0x3b38), 0xcd }, 1892 { CCI_REG8(0x3b39), 0xcd }, { CCI_REG8(0x3b3a), 0xcd }, 1893 { CCI_REG8(0x3b3b), 0xcd }, { CCI_REG8(0x3b3c), 0xcd }, 1894 { CCI_REG8(0x3b3d), 0xcd }, { CCI_REG8(0x3b3e), 0xcd }, 1895 { CCI_REG8(0x3b3f), 0xcd }, { CCI_REG8(0x3b40), 0xcd }, 1896 { CCI_REG8(0x3b41), 0xcd }, { CCI_REG8(0x3b42), 0xcd }, 1897 { CCI_REG8(0x3b43), 0xcd }, { CCI_REG8(0x3b44), 0xcd }, 1898 { CCI_REG8(0x3b45), 0xcd }, { CCI_REG8(0x3b46), 0xcd }, 1899 { CCI_REG8(0x3b47), 0xcd }, { CCI_REG8(0x3b48), 0xcd }, 1900 { CCI_REG8(0x3b49), 0xcd }, { CCI_REG8(0x3b4a), 0xcd }, 1901 { CCI_REG8(0x3b4b), 0xcd }, { CCI_REG8(0x3b4c), 0xcd }, 1902 { CCI_REG8(0x3b4d), 0xcd }, { CCI_REG8(0x3b4e), 0xcd }, 1903 { CCI_REG8(0x3b4f), 0xcd }, { CCI_REG8(0x3b50), 0xcd }, 1904 { CCI_REG8(0x3b51), 0xcd }, { CCI_REG8(0x3b52), 0xcd }, 1905 { CCI_REG8(0x3b53), 0xcd }, { CCI_REG8(0x3b54), 0xcd }, 1906 { CCI_REG8(0x3b55), 0xcd }, { CCI_REG8(0x3b56), 0xcd }, 1907 { CCI_REG8(0x3b57), 0xcd }, { CCI_REG8(0x3b58), 0xcd }, 1908 { CCI_REG8(0x3b59), 0xcd }, { CCI_REG8(0x3b5a), 0xcd }, 1909 { CCI_REG8(0x3b5b), 0xcd }, { CCI_REG8(0x3b5c), 0xcd }, 1910 { CCI_REG8(0x3b5d), 0xcd }, { CCI_REG8(0x3b5e), 0xcd }, 1911 { CCI_REG8(0x3b5f), 0xcd }, { CCI_REG8(0x3b60), 0xcd }, 1912 { CCI_REG8(0x3b61), 0xcd }, { CCI_REG8(0x3b62), 0xcd }, 1913 { CCI_REG8(0x3b63), 0xcd }, { CCI_REG8(0x3b64), 0xcd }, 1914 { CCI_REG8(0x3b65), 0xcd }, { CCI_REG8(0x3b66), 0xcd }, 1915 { CCI_REG8(0x3b67), 0xcd }, { CCI_REG8(0x3b68), 0xcd }, 1916 { CCI_REG8(0x3b69), 0xcd }, { CCI_REG8(0x3b6a), 0xcd }, 1917 { CCI_REG8(0x3b6b), 0xcd }, { CCI_REG8(0x3b6c), 0xcd }, 1918 { CCI_REG8(0x3b6d), 0xcd }, { CCI_REG8(0x3b6e), 0xcd }, 1919 { CCI_REG8(0x3b6f), 0xcd }, { CCI_REG8(0x3b70), 0xcd }, 1920 { CCI_REG8(0x3b71), 0xcd }, { CCI_REG8(0x3b72), 0xcd }, 1921 { CCI_REG8(0x3b73), 0xcd }, { CCI_REG8(0x3b74), 0xcd }, 1922 { CCI_REG8(0x3b75), 0xcd }, { CCI_REG8(0x3b76), 0xcd }, 1923 { CCI_REG8(0x3b77), 0xcd }, { CCI_REG8(0x3b78), 0xcd }, 1924 { CCI_REG8(0x3b79), 0xcd }, { CCI_REG8(0x3b7a), 0xcd }, 1925 { CCI_REG8(0x3b7b), 0xcd }, { CCI_REG8(0x3b7c), 0xcd }, 1926 { CCI_REG8(0x3b7d), 0xcd }, { CCI_REG8(0x3b7e), 0xcd }, 1927 { CCI_REG8(0x3b7f), 0xcd }, { CCI_REG8(0x3b80), 0xcd }, 1928 { CCI_REG8(0x3b81), 0xcd }, { CCI_REG8(0x3b82), 0xcd }, 1929 { CCI_REG8(0x3b83), 0xcd }, { CCI_REG8(0x3b84), 0xcd }, 1930 { CCI_REG8(0x3b85), 0xcd }, { CCI_REG8(0x3b86), 0xcd }, 1931 { CCI_REG8(0x3b87), 0xcd }, { CCI_REG8(0x3b88), 0xcd }, 1932 { CCI_REG8(0x3b89), 0xcd }, { CCI_REG8(0x3b8a), 0xcd }, 1933 { CCI_REG8(0x3b8b), 0xcd }, { CCI_REG8(0x3b8c), 0xcd }, 1934 { CCI_REG8(0x3b8d), 0xcd }, { CCI_REG8(0x3b8e), 0xcd }, 1935 { CCI_REG8(0x3b8f), 0xcd }, { CCI_REG8(0x3b90), 0xcd }, 1936 { CCI_REG8(0x3b91), 0xcd }, { CCI_REG8(0x3b92), 0xcd }, 1937 { CCI_REG8(0x3b93), 0xcd }, { CCI_REG8(0x3b94), 0xcd }, 1938 { CCI_REG8(0x3b95), 0xcd }, { CCI_REG8(0x3b96), 0xcd }, 1939 { CCI_REG8(0x3b97), 0xcd }, { CCI_REG8(0x3b98), 0xcd }, 1940 { CCI_REG8(0x3b99), 0xcd }, { CCI_REG8(0x3b9a), 0xcd }, 1941 { CCI_REG8(0x3b9b), 0xcd }, { CCI_REG8(0x3b9c), 0xcd }, 1942 { CCI_REG8(0x3b9d), 0xcd }, { CCI_REG8(0x3b9e), 0xcd }, 1943 { CCI_REG8(0x3b9f), 0xcd }, { CCI_REG8(0x3ba0), 0xcd }, 1944 { CCI_REG8(0x3ba1), 0xcd }, { CCI_REG8(0x3ba2), 0xcd }, 1945 { CCI_REG8(0x3ba3), 0xcd }, { CCI_REG8(0x3ba4), 0xcd }, 1946 { CCI_REG8(0x3ba5), 0xcd }, { CCI_REG8(0x3ba6), 0xcd }, 1947 { CCI_REG8(0x3ba7), 0xcd }, { CCI_REG8(0x3ba8), 0xcd }, 1948 { CCI_REG8(0x3ba9), 0xcd }, { CCI_REG8(0x3baa), 0xcd }, 1949 { CCI_REG8(0x3bab), 0xcd }, { CCI_REG8(0x3bac), 0xcd }, 1950 { CCI_REG8(0x3bad), 0xcd }, { CCI_REG8(0x3bae), 0xcd }, 1951 { CCI_REG8(0x3baf), 0xcd }, { CCI_REG8(0x3bb0), 0xcd }, 1952 { CCI_REG8(0x3bb1), 0xcd }, { CCI_REG8(0x3bb2), 0xcd }, 1953 { CCI_REG8(0x3bb3), 0xcd }, { CCI_REG8(0x3bb4), 0xcd }, 1954 { CCI_REG8(0x3bb5), 0xcd }, { CCI_REG8(0x3bb6), 0xcd }, 1955 { CCI_REG8(0x3bb7), 0xcd }, { CCI_REG8(0x3bb8), 0xcd }, 1956 { CCI_REG8(0x3bb9), 0xcd }, { CCI_REG8(0x3bba), 0xcd }, 1957 { CCI_REG8(0x3bbb), 0xcd }, { CCI_REG8(0x3bbc), 0xcd }, 1958 { CCI_REG8(0x3bbd), 0xcd }, { CCI_REG8(0x3bbe), 0xcd }, 1959 { CCI_REG8(0x3bbf), 0xcd }, { CCI_REG8(0x3bc0), 0xcd }, 1960 { CCI_REG8(0x3bc1), 0xcd }, { CCI_REG8(0x3bc2), 0xcd }, 1961 { CCI_REG8(0x3bc3), 0xcd }, { CCI_REG8(0x3bc4), 0xcd }, 1962 { CCI_REG8(0x3bc5), 0xcd }, { CCI_REG8(0x3bc6), 0xcd }, 1963 { CCI_REG8(0x3bc7), 0xcd }, { CCI_REG8(0x3bc8), 0xcd }, 1964 { CCI_REG8(0x3bc9), 0xcd }, { CCI_REG8(0x3bca), 0xcd }, 1965 { CCI_REG8(0x3bcb), 0xcd }, { CCI_REG8(0x3bcc), 0xcd }, 1966 { CCI_REG8(0x3bcd), 0xcd }, { CCI_REG8(0x3bce), 0xcd }, 1967 { CCI_REG8(0x3bcf), 0xcd }, { CCI_REG8(0x3bd0), 0xcd }, 1968 { CCI_REG8(0x3bd1), 0xcd }, { CCI_REG8(0x3bd2), 0xcd }, 1969 { CCI_REG8(0x3bd3), 0xcd }, { CCI_REG8(0x3bd4), 0xcd }, 1970 { CCI_REG8(0x3bd5), 0xcd }, { CCI_REG8(0x3bd6), 0xcd }, 1971 { CCI_REG8(0x3bd7), 0xcd }, { CCI_REG8(0x3bd8), 0xcd }, 1972 { CCI_REG8(0x3bd9), 0xcd }, { CCI_REG8(0x3bda), 0xcd }, 1973 { CCI_REG8(0x3bdb), 0xcd }, { CCI_REG8(0x3bdc), 0xcd }, 1974 { CCI_REG8(0x3bdd), 0xcd }, { CCI_REG8(0x3bde), 0xcd }, 1975 { CCI_REG8(0x3bdf), 0xcd }, { CCI_REG8(0x3be0), 0xcd }, 1976 { CCI_REG8(0x3be1), 0xcd }, { CCI_REG8(0x3be2), 0xcd }, 1977 { CCI_REG8(0x3be3), 0xcd }, { CCI_REG8(0x3be4), 0xcd }, 1978 { CCI_REG8(0x3be5), 0xcd }, { CCI_REG8(0x3be6), 0xcd }, 1979 { CCI_REG8(0x3be7), 0xcd }, { CCI_REG8(0x3be8), 0xcd }, 1980 { CCI_REG8(0x3be9), 0xcd }, { CCI_REG8(0x3bea), 0xcd }, 1981 { CCI_REG8(0x3beb), 0xcd }, { CCI_REG8(0x3bec), 0xcd }, 1982 { CCI_REG8(0x3bed), 0xcd }, { CCI_REG8(0x3bee), 0xcd }, 1983 { CCI_REG8(0x3bef), 0xcd }, { CCI_REG8(0x3bf0), 0xcd }, 1984 { CCI_REG8(0x3bf1), 0xcd }, { CCI_REG8(0x3bf2), 0xcd }, 1985 { CCI_REG8(0x3bf3), 0xcd }, { CCI_REG8(0x3bf4), 0xcd }, 1986 { CCI_REG8(0x3bf5), 0xcd }, { CCI_REG8(0x3bf6), 0xcd }, 1987 { CCI_REG8(0x3bf7), 0xcd }, { CCI_REG8(0x3bf8), 0xcd }, 1988 { CCI_REG8(0x3bf9), 0xcd }, { CCI_REG8(0x3bfa), 0xcd }, 1989 { CCI_REG8(0x3bfb), 0xcd }, { CCI_REG8(0x3bfc), 0xcd }, 1990 { CCI_REG8(0x3bfd), 0xcd }, { CCI_REG8(0x3bfe), 0xcd }, 1991 { CCI_REG8(0x3bff), 0xcd }, { CCI_REG8(0x3c00), 0xcd }, 1992 { CCI_REG8(0x3c01), 0xcd }, { CCI_REG8(0x3c02), 0xcd }, 1993 { CCI_REG8(0x3c03), 0xcd }, { CCI_REG8(0x3c04), 0xcd }, 1994 { CCI_REG8(0x3c05), 0xcd }, { CCI_REG8(0x3c06), 0xcd }, 1995 { CCI_REG8(0x3c07), 0xcd }, { CCI_REG8(0x3c08), 0xcd }, 1996 { CCI_REG8(0x3c09), 0xcd }, { CCI_REG8(0x3c0a), 0xcd }, 1997 { CCI_REG8(0x3c0b), 0xcd }, { CCI_REG8(0x3c0c), 0xcd }, 1998 { CCI_REG8(0x3c0d), 0xcd }, { CCI_REG8(0x3c0e), 0xcd }, 1999 { CCI_REG8(0x3c0f), 0xcd }, { CCI_REG8(0x3c10), 0xcd }, 2000 { CCI_REG8(0x3c11), 0xcd }, { CCI_REG8(0x3c12), 0xcd }, 2001 { CCI_REG8(0x3c13), 0xcd }, { CCI_REG8(0x3c14), 0xcd }, 2002 { CCI_REG8(0x3c15), 0xcd }, { CCI_REG8(0x3c16), 0xcd }, 2003 { CCI_REG8(0x3c17), 0xcd }, { CCI_REG8(0x3c18), 0xcd }, 2004 { CCI_REG8(0x3c19), 0xcd }, { CCI_REG8(0x3c1a), 0xcd }, 2005 { CCI_REG8(0x3c1b), 0xcd }, { CCI_REG8(0x3c1c), 0xcd }, 2006 { CCI_REG8(0x3c1d), 0xcd }, { CCI_REG8(0x3c1e), 0xcd }, 2007 { CCI_REG8(0x3c1f), 0xcd }, { CCI_REG8(0x3c20), 0xcd }, 2008 { CCI_REG8(0x3c21), 0xcd }, { CCI_REG8(0x3c22), 0xcd }, 2009 { CCI_REG8(0x3c23), 0xcd }, { CCI_REG8(0x3c24), 0xcd }, 2010 { CCI_REG8(0x3c25), 0xcd }, { CCI_REG8(0x3c26), 0xcd }, 2011 { CCI_REG8(0x3c27), 0xcd }, { CCI_REG8(0x3c28), 0xcd }, 2012 { CCI_REG8(0x3c29), 0xcd }, { CCI_REG8(0x3c2a), 0xcd }, 2013 { CCI_REG8(0x3c2b), 0xcd }, { CCI_REG8(0x3c2c), 0xcd }, 2014 { CCI_REG8(0x3c2d), 0xcd }, { CCI_REG8(0x3c2e), 0xcd }, 2015 { CCI_REG8(0x3c2f), 0xcd }, { CCI_REG8(0x3c30), 0xcd }, 2016 { CCI_REG8(0x3c31), 0xcd }, { CCI_REG8(0x3c32), 0xcd }, 2017 { CCI_REG8(0x3c33), 0xcd }, { CCI_REG8(0x3c34), 0xcd }, 2018 { CCI_REG8(0x3c35), 0xcd }, { CCI_REG8(0x3c36), 0xcd }, 2019 { CCI_REG8(0x3c37), 0xcd }, { CCI_REG8(0x3c38), 0xcd }, 2020 { CCI_REG8(0x3c39), 0xcd }, { CCI_REG8(0x3c3a), 0xcd }, 2021 { CCI_REG8(0x3c3b), 0xcd }, { CCI_REG8(0x3c3c), 0xcd }, 2022 { CCI_REG8(0x3c3d), 0xcd }, { CCI_REG8(0x3c3e), 0xcd }, 2023 { CCI_REG8(0x3c3f), 0xcd }, { CCI_REG8(0x3c40), 0xcd }, 2024 { CCI_REG8(0x3c41), 0xcd }, { CCI_REG8(0x3c42), 0xcd }, 2025 { CCI_REG8(0x3c43), 0xcd }, { CCI_REG8(0x3c44), 0xcd }, 2026 { CCI_REG8(0x3c45), 0xcd }, { CCI_REG8(0x3c46), 0xcd }, 2027 { CCI_REG8(0x3c47), 0xcd }, { CCI_REG8(0x3c48), 0xcd }, 2028 { CCI_REG8(0x3c49), 0xcd }, { CCI_REG8(0x3c4a), 0xcd }, 2029 { CCI_REG8(0x3c4b), 0xcd }, { CCI_REG8(0x3c4c), 0xcd }, 2030 { CCI_REG8(0x3c4d), 0xcd }, { CCI_REG8(0x3c4e), 0xcd }, 2031 { CCI_REG8(0x3c4f), 0xcd }, { CCI_REG8(0x3c50), 0xcd }, 2032 { CCI_REG8(0x3c51), 0xcd }, { CCI_REG8(0x3c52), 0xcd }, 2033 { CCI_REG8(0x3c53), 0xcd }, { CCI_REG8(0x3c54), 0xcd }, 2034 { CCI_REG8(0x3c55), 0xcd }, { CCI_REG8(0x3c56), 0xcd }, 2035 { CCI_REG8(0x3c57), 0xcd }, { CCI_REG8(0x3c58), 0xcd }, 2036 { CCI_REG8(0x3c59), 0xcd }, { CCI_REG8(0x3c5a), 0xcd }, 2037 { CCI_REG8(0x3c5b), 0xcd }, { CCI_REG8(0x3c5c), 0xcd }, 2038 { CCI_REG8(0x3c5d), 0xcd }, { CCI_REG8(0x3c5e), 0xcd }, 2039 { CCI_REG8(0x3c5f), 0xcd }, { CCI_REG8(0x3c60), 0xcd }, 2040 { CCI_REG8(0x3c61), 0xcd }, { CCI_REG8(0x3c62), 0xcd }, 2041 { CCI_REG8(0x3c63), 0xcd }, { CCI_REG8(0x3c64), 0xcd }, 2042 { CCI_REG8(0x3c65), 0xcd }, { CCI_REG8(0x3c66), 0xcd }, 2043 { CCI_REG8(0x3c67), 0xcd }, { CCI_REG8(0x3c68), 0xcd }, 2044 { CCI_REG8(0x3c69), 0xcd }, { CCI_REG8(0x3c6a), 0xcd }, 2045 { CCI_REG8(0x3c6b), 0xcd }, { CCI_REG8(0x3c6c), 0xcd }, 2046 { CCI_REG8(0x3c6d), 0xcd }, { CCI_REG8(0x3c6e), 0xcd }, 2047 { CCI_REG8(0x3c6f), 0xcd }, { CCI_REG8(0x3c70), 0xcd }, 2048 { CCI_REG8(0x3c71), 0xcd }, { CCI_REG8(0x3c72), 0xcd }, 2049 { CCI_REG8(0x3c73), 0xcd }, { CCI_REG8(0x3c74), 0xcd }, 2050 { CCI_REG8(0x3c75), 0xcd }, { CCI_REG8(0x3c76), 0xcd }, 2051 { CCI_REG8(0x3c77), 0xcd }, { CCI_REG8(0x3c78), 0xcd }, 2052 { CCI_REG8(0x3c79), 0xcd }, { CCI_REG8(0x3c7a), 0xcd }, 2053 { CCI_REG8(0x3c7b), 0xcd }, { CCI_REG8(0x3c7c), 0xcd }, 2054 { CCI_REG8(0x3c7d), 0xcd }, { CCI_REG8(0x3c7e), 0xcd }, 2055 { CCI_REG8(0x3c7f), 0xcd }, { CCI_REG8(0x3c80), 0xcd }, 2056 { CCI_REG8(0x3c81), 0xcd }, { CCI_REG8(0x3c82), 0xcd }, 2057 { CCI_REG8(0x3c83), 0xcd }, { CCI_REG8(0x3c84), 0xcd }, 2058 { CCI_REG8(0x3c85), 0xcd }, { CCI_REG8(0x3c86), 0xcd }, 2059 { CCI_REG8(0x3c87), 0xcd }, { CCI_REG8(0x3c88), 0xcd }, 2060 { CCI_REG8(0x3c89), 0xcd }, { CCI_REG8(0x3c8a), 0xcd }, 2061 { CCI_REG8(0x3c8b), 0xcd }, { CCI_REG8(0x3c8c), 0xcd }, 2062 { CCI_REG8(0x3c8d), 0xcd }, { CCI_REG8(0x3c8e), 0xcd }, 2063 { CCI_REG8(0x3c8f), 0xcd }, { CCI_REG8(0x3c90), 0xcd }, 2064 { CCI_REG8(0x3c91), 0xcd }, { CCI_REG8(0x3c92), 0xcd }, 2065 { CCI_REG8(0x3c93), 0xcd }, { CCI_REG8(0x3c94), 0xcd }, 2066 { CCI_REG8(0x3c95), 0xcd }, { CCI_REG8(0x3c96), 0xcd }, 2067 { CCI_REG8(0x3c97), 0xcd }, { CCI_REG8(0x3c98), 0xcd }, 2068 { CCI_REG8(0x3c99), 0xcd }, { CCI_REG8(0x3c9a), 0xcd }, 2069 { CCI_REG8(0x3c9b), 0xcd }, { CCI_REG8(0x3c9c), 0xcd }, 2070 { CCI_REG8(0x3c9d), 0xcd }, { CCI_REG8(0x3c9e), 0xcd }, 2071 { CCI_REG8(0x3c9f), 0xcd }, { CCI_REG8(0x3ca0), 0xcd }, 2072 { CCI_REG8(0x3ca1), 0xcd }, { CCI_REG8(0x3ca2), 0xcd }, 2073 { CCI_REG8(0x3ca3), 0xcd }, { CCI_REG8(0x3ca4), 0xcd }, 2074 { CCI_REG8(0x3ca5), 0xcd }, { CCI_REG8(0x3ca6), 0xcd }, 2075 { CCI_REG8(0x3ca7), 0xcd }, { CCI_REG8(0x3ca8), 0xcd }, 2076 { CCI_REG8(0x3ca9), 0xcd }, { CCI_REG8(0x3caa), 0xcd }, 2077 { CCI_REG8(0x3cab), 0xcd }, { CCI_REG8(0x3cac), 0xcd }, 2078 { CCI_REG8(0x3cad), 0xcd }, { CCI_REG8(0x3cae), 0xcd }, 2079 { CCI_REG8(0x3caf), 0xcd }, { CCI_REG8(0x3cb0), 0xcd }, 2080 { CCI_REG8(0x3cb1), 0x40 }, { CCI_REG8(0x3cb2), 0x40 }, 2081 { CCI_REG8(0x3cb3), 0x40 }, { CCI_REG8(0x3cb4), 0x40 }, 2082 { CCI_REG8(0x3cb5), 0x40 }, { CCI_REG8(0x3cb6), 0x40 }, 2083 { CCI_REG8(0x3cb7), 0x40 }, { CCI_REG8(0x3cb8), 0x40 }, 2084 { CCI_REG8(0x3cb9), 0x40 }, { CCI_REG8(0x3cba), 0x40 }, 2085 { CCI_REG8(0x3cbb), 0x40 }, { CCI_REG8(0x3cbc), 0x40 }, 2086 { CCI_REG8(0x3cbd), 0x40 }, { CCI_REG8(0x3cbe), 0x40 }, 2087 { CCI_REG8(0x3cbf), 0x40 }, { CCI_REG8(0x3cc0), 0x40 }, 2088 { CCI_REG8(0x3cc1), 0x40 }, { CCI_REG8(0x3cc2), 0x40 }, 2089 { CCI_REG8(0x3cc3), 0x40 }, { CCI_REG8(0x3cc4), 0x40 }, 2090 { CCI_REG8(0x3cc5), 0x40 }, { CCI_REG8(0x3cc6), 0x40 }, 2091 { CCI_REG8(0x3cc7), 0x40 }, { CCI_REG8(0x3cc8), 0x40 }, 2092 { CCI_REG8(0x3cc9), 0x40 }, { CCI_REG8(0x3cca), 0x40 }, 2093 { CCI_REG8(0x3ccb), 0x40 }, { CCI_REG8(0x3ccc), 0x40 }, 2094 { CCI_REG8(0x3ccd), 0x40 }, { CCI_REG8(0x3cce), 0x40 }, 2095 { CCI_REG8(0x3ccf), 0x40 }, { CCI_REG8(0x3cd0), 0x40 }, 2096 { CCI_REG8(0x3cd1), 0x40 }, { CCI_REG8(0x3cd2), 0x40 }, 2097 { CCI_REG8(0x3cd3), 0x40 }, { CCI_REG8(0x3cd4), 0x40 }, 2098 { CCI_REG8(0x3cd5), 0x40 }, { CCI_REG8(0x3cd6), 0x40 }, 2099 { CCI_REG8(0x3cd7), 0x40 }, { CCI_REG8(0x3cd8), 0x40 }, 2100 { CCI_REG8(0x3cd9), 0x40 }, { CCI_REG8(0x3cda), 0x40 }, 2101 { CCI_REG8(0x3cdb), 0x40 }, { CCI_REG8(0x3cdc), 0x40 }, 2102 { CCI_REG8(0x3cdd), 0x40 }, { CCI_REG8(0x3cde), 0x40 }, 2103 { CCI_REG8(0x3cdf), 0x40 }, { CCI_REG8(0x3ce0), 0x40 }, 2104 { CCI_REG8(0x3ce1), 0x40 }, { CCI_REG8(0x3ce2), 0x40 }, 2105 { CCI_REG8(0x3ce3), 0x40 }, { CCI_REG8(0x3ce4), 0x40 }, 2106 { CCI_REG8(0x3ce5), 0x40 }, { CCI_REG8(0x3ce6), 0x40 }, 2107 { CCI_REG8(0x3ce7), 0x40 }, { CCI_REG8(0x3ce8), 0x40 }, 2108 { CCI_REG8(0x3ce9), 0x40 }, { CCI_REG8(0x3cea), 0x40 }, 2109 { CCI_REG8(0x3ceb), 0x40 }, { CCI_REG8(0x3cec), 0x40 }, 2110 { CCI_REG8(0x3ced), 0x40 }, { CCI_REG8(0x3cee), 0x40 }, 2111 { CCI_REG8(0x3cef), 0x40 }, { CCI_REG8(0x3cf0), 0x40 }, 2112 { CCI_REG8(0x3cf1), 0x40 }, { CCI_REG8(0x3cf2), 0x40 }, 2113 { CCI_REG8(0x3cf3), 0x40 }, { CCI_REG8(0x3cf4), 0x40 }, 2114 { CCI_REG8(0x3cf5), 0x40 }, { CCI_REG8(0x3cf6), 0x40 }, 2115 { CCI_REG8(0x3cf7), 0x40 }, { CCI_REG8(0x3cf8), 0x40 }, 2116 { CCI_REG8(0x3cf9), 0x40 }, { CCI_REG8(0x3cfa), 0x40 }, 2117 { CCI_REG8(0x3cfb), 0x40 }, { CCI_REG8(0x3cfc), 0x40 }, 2118 { CCI_REG8(0x3cfd), 0x40 }, { CCI_REG8(0x3cfe), 0x40 }, 2119 { CCI_REG8(0x3cff), 0x40 }, { CCI_REG8(0x3d00), 0x40 }, 2120 { CCI_REG8(0x3d01), 0x40 }, { CCI_REG8(0x3d02), 0x40 }, 2121 { CCI_REG8(0x3d03), 0x40 }, { CCI_REG8(0x3d04), 0x40 }, 2122 { CCI_REG8(0x3d05), 0x40 }, { CCI_REG8(0x3d06), 0x40 }, 2123 { CCI_REG8(0x3d07), 0x40 }, { CCI_REG8(0x3d08), 0x40 }, 2124 { CCI_REG8(0x3d09), 0x40 }, { CCI_REG8(0x3d0a), 0x40 }, 2125 { CCI_REG8(0x3d0b), 0xcd }, { CCI_REG8(0x3d0c), 0xcd }, 2126 { CCI_REG8(0x3d0d), 0xcd }, { CCI_REG8(0x3d0e), 0xcd }, 2127 { CCI_REG8(0x3d0f), 0xcd }, { CCI_REG8(0x3d10), 0xcd }, 2128 { CCI_REG8(0x3d11), 0xcd }, { CCI_REG8(0x3d12), 0xcd }, 2129 { CCI_REG8(0x3d13), 0xcd }, { CCI_REG8(0x3d14), 0xcd }, 2130 { CCI_REG8(0x3d15), 0xcd }, { CCI_REG8(0x3d16), 0xcd }, 2131 { CCI_REG8(0x3d17), 0xcd }, { CCI_REG8(0x3d18), 0xcd }, 2132 { CCI_REG8(0x3d19), 0xcd }, { CCI_REG8(0x3d1a), 0xcd }, 2133 { CCI_REG8(0x3d1b), 0xcd }, { CCI_REG8(0x3d1c), 0xcd }, 2134 { CCI_REG8(0x3d1d), 0xcd }, { CCI_REG8(0x3d1e), 0xcd }, 2135 { CCI_REG8(0x3d1f), 0xcd }, { CCI_REG8(0x3d20), 0xcd }, 2136 { CCI_REG8(0x3d21), 0xcd }, { CCI_REG8(0x3d22), 0xcd }, 2137 { CCI_REG8(0x3d23), 0xcd }, { CCI_REG8(0x3d24), 0xcd }, 2138 { CCI_REG8(0x3d25), 0xcd }, { CCI_REG8(0x3d26), 0xcd }, 2139 { CCI_REG8(0x3d27), 0xcd }, { CCI_REG8(0x3d28), 0xcd }, 2140 { CCI_REG8(0x3d29), 0xcd }, { CCI_REG8(0x3d2a), 0xcd }, 2141 { CCI_REG8(0x3d2b), 0xcd }, { CCI_REG8(0x3d2c), 0xcd }, 2142 { CCI_REG8(0x3d2d), 0xcd }, { CCI_REG8(0x3d2e), 0xcd }, 2143 { CCI_REG8(0x3d2f), 0xcd }, { CCI_REG8(0x3d30), 0xcd }, 2144 { CCI_REG8(0x3d31), 0xcd }, { CCI_REG8(0x3d32), 0xcd }, 2145 { CCI_REG8(0x3d33), 0xcd }, { CCI_REG8(0x3d34), 0xcd }, 2146 { CCI_REG8(0x3d35), 0xcd }, { CCI_REG8(0x3d36), 0xcd }, 2147 { CCI_REG8(0x3d37), 0xcd }, { CCI_REG8(0x3d38), 0xcd }, 2148 { CCI_REG8(0x3d39), 0xcd }, { CCI_REG8(0x3d3a), 0xcd }, 2149 { CCI_REG8(0x3d3b), 0xcd }, { CCI_REG8(0x3d3c), 0xcd }, 2150 { CCI_REG8(0x3d3d), 0xcd }, { CCI_REG8(0x3d3e), 0xcd }, 2151 { CCI_REG8(0x3d3f), 0xcd }, { CCI_REG8(0x3d40), 0xcd }, 2152 { CCI_REG8(0x3d41), 0xcd }, { CCI_REG8(0x3d42), 0xcd }, 2153 { CCI_REG8(0x3d43), 0xcd }, { CCI_REG8(0x3d44), 0xcd }, 2154 { CCI_REG8(0x3d45), 0xcd }, { CCI_REG8(0x3d46), 0xcd }, 2155 { CCI_REG8(0x3d47), 0xcd }, { CCI_REG8(0x3d48), 0xcd }, 2156 { CCI_REG8(0x3d49), 0xcd }, { CCI_REG8(0x3d4a), 0xcd }, 2157 { CCI_REG8(0x3d4b), 0xcd }, { CCI_REG8(0x3d4c), 0xcd }, 2158 { CCI_REG8(0x3d4d), 0xcd }, { CCI_REG8(0x3d4e), 0xcd }, 2159 { CCI_REG8(0x3d4f), 0xcd }, { CCI_REG8(0x3d50), 0xcd }, 2160 { CCI_REG8(0x3d51), 0xcd }, { CCI_REG8(0x3d52), 0xcd }, 2161 { CCI_REG8(0x3d53), 0xcd }, { CCI_REG8(0x3d54), 0xcd }, 2162 { CCI_REG8(0x3d55), 0xcd }, { CCI_REG8(0x3d56), 0xcd }, 2163 { CCI_REG8(0x3d57), 0xcd }, { CCI_REG8(0x3d58), 0xcd }, 2164 { CCI_REG8(0x3d59), 0xcd }, { CCI_REG8(0x3d5a), 0xcd }, 2165 { CCI_REG8(0x3d5b), 0xcd }, { CCI_REG8(0x3d5c), 0xcd }, 2166 { CCI_REG8(0x3d5d), 0xcd }, { CCI_REG8(0x3d5e), 0xcd }, 2167 { CCI_REG8(0x3d5f), 0xcd }, { CCI_REG8(0x3d60), 0xcd }, 2168 { CCI_REG8(0x3d61), 0xcd }, { CCI_REG8(0x3d62), 0xcd }, 2169 { CCI_REG8(0x3d63), 0xcd }, { CCI_REG8(0x3d64), 0xcd }, 2170 { CCI_REG8(0x3d65), 0x40 }, { CCI_REG8(0x3d66), 0x40 }, 2171 { CCI_REG8(0x3d67), 0x40 }, { CCI_REG8(0x3d68), 0x40 }, 2172 { CCI_REG8(0x3d69), 0x40 }, { CCI_REG8(0x3d6a), 0x40 }, 2173 { CCI_REG8(0x3d6b), 0x40 }, { CCI_REG8(0x3d6c), 0x40 }, 2174 { CCI_REG8(0x3d6d), 0x40 }, { CCI_REG8(0x3d6e), 0x40 }, 2175 { CCI_REG8(0x3d6f), 0x40 }, { CCI_REG8(0x3d70), 0x40 }, 2176 { CCI_REG8(0x3d71), 0x40 }, { CCI_REG8(0x3d72), 0x40 }, 2177 { CCI_REG8(0x3d73), 0x40 }, { CCI_REG8(0x3d74), 0x40 }, 2178 { CCI_REG8(0x3d75), 0x40 }, { CCI_REG8(0x3d76), 0x40 }, 2179 { CCI_REG8(0x3d77), 0x40 }, { CCI_REG8(0x3d78), 0x40 }, 2180 { CCI_REG8(0x3d79), 0x40 }, { CCI_REG8(0x3d7a), 0x40 }, 2181 { CCI_REG8(0x3d7b), 0x40 }, { CCI_REG8(0x3d7c), 0x40 }, 2182 { CCI_REG8(0x3d7d), 0x40 }, { CCI_REG8(0x3d7e), 0x40 }, 2183 { CCI_REG8(0x3d7f), 0x40 }, { CCI_REG8(0x3d80), 0x40 }, 2184 { CCI_REG8(0x3d81), 0x40 }, { CCI_REG8(0x3d82), 0x40 }, 2185 { CCI_REG8(0x3d83), 0x40 }, { CCI_REG8(0x3d84), 0x40 }, 2186 { CCI_REG8(0x3d85), 0x40 }, { CCI_REG8(0x3d86), 0x40 }, 2187 { CCI_REG8(0x3d87), 0x40 }, { CCI_REG8(0x3d88), 0x40 }, 2188 { CCI_REG8(0x3d89), 0x40 }, { CCI_REG8(0x3d8a), 0x40 }, 2189 { CCI_REG8(0x3d8b), 0x40 }, { CCI_REG8(0x3d8c), 0x40 }, 2190 { CCI_REG8(0x3d8d), 0x40 }, { CCI_REG8(0x3d8e), 0x40 }, 2191 { CCI_REG8(0x3d8f), 0x40 }, { CCI_REG8(0x3d90), 0x40 }, 2192 { CCI_REG8(0x3d91), 0x40 }, { CCI_REG8(0x3d92), 0x40 }, 2193 { CCI_REG8(0x3d93), 0x40 }, { CCI_REG8(0x3d94), 0x40 }, 2194 { CCI_REG8(0x3d95), 0x40 }, { CCI_REG8(0x3d96), 0x40 }, 2195 { CCI_REG8(0x3d97), 0x40 }, { CCI_REG8(0x3d98), 0x40 }, 2196 { CCI_REG8(0x3d99), 0x40 }, { CCI_REG8(0x3d9a), 0x40 }, 2197 { CCI_REG8(0x3d9b), 0x40 }, { CCI_REG8(0x3d9c), 0x40 }, 2198 { CCI_REG8(0x3d9d), 0x40 }, { CCI_REG8(0x3d9e), 0x40 }, 2199 { CCI_REG8(0x3d9f), 0x40 }, { CCI_REG8(0x3da0), 0x40 }, 2200 { CCI_REG8(0x3da1), 0x40 }, { CCI_REG8(0x3da2), 0x40 }, 2201 { CCI_REG8(0x3da3), 0x40 }, { CCI_REG8(0x3da4), 0x40 }, 2202 { CCI_REG8(0x3da5), 0x40 }, { CCI_REG8(0x3da6), 0x40 }, 2203 { CCI_REG8(0x3da7), 0x40 }, { CCI_REG8(0x3da8), 0x40 }, 2204 { CCI_REG8(0x3da9), 0x40 }, { CCI_REG8(0x3daa), 0x40 }, 2205 { CCI_REG8(0x3dab), 0x40 }, { CCI_REG8(0x3dac), 0x40 }, 2206 { CCI_REG8(0x3dad), 0x40 }, { CCI_REG8(0x3dae), 0x40 }, 2207 { CCI_REG8(0x3daf), 0x40 }, { CCI_REG8(0x3db0), 0x40 }, 2208 { CCI_REG8(0x3db1), 0x40 }, { CCI_REG8(0x3db2), 0x40 }, 2209 { CCI_REG8(0x3db3), 0x40 }, { CCI_REG8(0x3db4), 0x40 }, 2210 { CCI_REG8(0x3db5), 0x40 }, { CCI_REG8(0x3db6), 0x40 }, 2211 { CCI_REG8(0x3db7), 0x40 }, { CCI_REG8(0x3db8), 0x40 }, 2212 { CCI_REG8(0x3db9), 0x40 }, { CCI_REG8(0x3dba), 0x40 }, 2213 { CCI_REG8(0x3dbb), 0x40 }, { CCI_REG8(0x3dbc), 0x40 }, 2214 { CCI_REG8(0x3dbd), 0x40 }, { CCI_REG8(0x3dbe), 0x40 }, 2215 { CCI_REG8(0x3dbf), 0xcd }, { CCI_REG8(0x3dc0), 0xcd }, 2216 { CCI_REG8(0x3dc1), 0xcd }, { CCI_REG8(0x3dc2), 0xcd }, 2217 { CCI_REG8(0x3dc3), 0xcd }, { CCI_REG8(0x3dc4), 0xcd }, 2218 { CCI_REG8(0x3dc5), 0xcd }, { CCI_REG8(0x3dc6), 0xcd }, 2219 { CCI_REG8(0x3dc7), 0xcd }, { CCI_REG8(0x3dc8), 0xcd }, 2220 { CCI_REG8(0x3dc9), 0xcd }, { CCI_REG8(0x3dca), 0xcd }, 2221 { CCI_REG8(0x3dcb), 0xcd }, { CCI_REG8(0x3dcc), 0xcd }, 2222 { CCI_REG8(0x3dcd), 0xcd }, { CCI_REG8(0x3dce), 0xcd }, 2223 { CCI_REG8(0x3dcf), 0xcd }, { CCI_REG8(0x3dd0), 0xcd }, 2224 { CCI_REG8(0x3dd1), 0xcd }, { CCI_REG8(0x3dd2), 0xcd }, 2225 { CCI_REG8(0x3dd3), 0xcd }, { CCI_REG8(0x3dd4), 0xcd }, 2226 { CCI_REG8(0x3dd5), 0xcd }, { CCI_REG8(0x3dd6), 0xcd }, 2227 { CCI_REG8(0x3dd7), 0xcd }, { CCI_REG8(0x3dd8), 0xcd }, 2228 { CCI_REG8(0x3dd9), 0xcd }, { CCI_REG8(0x3dda), 0xcd }, 2229 { CCI_REG8(0x3ddb), 0xcd }, { CCI_REG8(0x3ddc), 0xcd }, 2230 { CCI_REG8(0x3ddd), 0xcd }, { CCI_REG8(0x3dde), 0xcd }, 2231 { CCI_REG8(0x3ddf), 0xcd }, { CCI_REG8(0x3de0), 0xcd }, 2232 { CCI_REG8(0x3de1), 0xcd }, { CCI_REG8(0x3de2), 0xcd }, 2233 { CCI_REG8(0x3de3), 0xcd }, { CCI_REG8(0x3de4), 0xcd }, 2234 { CCI_REG8(0x3de5), 0xcd }, { CCI_REG8(0x3de6), 0xcd }, 2235 { CCI_REG8(0x3de7), 0xcd }, { CCI_REG8(0x3de8), 0xcd }, 2236 { CCI_REG8(0x3de9), 0xcd }, { CCI_REG8(0x3dea), 0xcd }, 2237 { CCI_REG8(0x3deb), 0xcd }, { CCI_REG8(0x3dec), 0xcd }, 2238 { CCI_REG8(0x3ded), 0xcd }, { CCI_REG8(0x3dee), 0xcd }, 2239 { CCI_REG8(0x3def), 0xcd }, { CCI_REG8(0x3df0), 0xcd }, 2240 { CCI_REG8(0x3df1), 0xcd }, { CCI_REG8(0x3df2), 0xcd }, 2241 { CCI_REG8(0x3df3), 0xcd }, { CCI_REG8(0x3df4), 0xcd }, 2242 { CCI_REG8(0x3df5), 0xcd }, { CCI_REG8(0x3df6), 0xcd }, 2243 { CCI_REG8(0x3df7), 0xcd }, { CCI_REG8(0x3df8), 0xcd }, 2244 { CCI_REG8(0x3df9), 0xcd }, { CCI_REG8(0x3dfa), 0xcd }, 2245 { CCI_REG8(0x3dfb), 0xcd }, { CCI_REG8(0x3dfc), 0xcd }, 2246 { CCI_REG8(0x3dfd), 0xcd }, { CCI_REG8(0x3dfe), 0xcd }, 2247 { CCI_REG8(0x3dff), 0xcd }, { CCI_REG8(0x3e00), 0xcd }, 2248 { CCI_REG8(0x3e01), 0xcd }, { CCI_REG8(0x3e02), 0xcd }, 2249 { CCI_REG8(0x3e03), 0xcd }, { CCI_REG8(0x3e04), 0xcd }, 2250 { CCI_REG8(0x3e05), 0xcd }, { CCI_REG8(0x3e06), 0xcd }, 2251 { CCI_REG8(0x3e07), 0xcd }, { CCI_REG8(0x3e08), 0xcd }, 2252 { CCI_REG8(0x3e09), 0xcd }, { CCI_REG8(0x3e0a), 0xcd }, 2253 { CCI_REG8(0x3e0b), 0xcd }, { CCI_REG8(0x3e0c), 0xcd }, 2254 { CCI_REG8(0x3e0d), 0xcd }, { CCI_REG8(0x3e0e), 0xcd }, 2255 { CCI_REG8(0x3e0f), 0xcd }, { CCI_REG8(0x3e10), 0xcd }, 2256 { CCI_REG8(0x3e11), 0xcd }, { CCI_REG8(0x3e12), 0xcd }, 2257 { CCI_REG8(0x3e13), 0xcd }, { CCI_REG8(0x3e14), 0xcd }, 2258 { CCI_REG8(0x3e15), 0xcd }, { CCI_REG8(0x3e16), 0xcd }, 2259 { CCI_REG8(0x3e17), 0xcd }, { CCI_REG8(0x3e18), 0xcd }, 2260 { CCI_REG8(0x3e19), 0xcd }, { CCI_REG8(0x3e1a), 0xcd }, 2261 { CCI_REG8(0x3e1b), 0xcd }, { CCI_REG8(0x3e1c), 0xcd }, 2262 { CCI_REG8(0x3e1d), 0xcd }, { CCI_REG8(0x3e1e), 0xcd }, 2263 { CCI_REG8(0x3e1f), 0xcd }, { CCI_REG8(0x3e20), 0xcd }, 2264 { CCI_REG8(0x3e21), 0xcd }, { CCI_REG8(0x3e22), 0xcd }, 2265 { CCI_REG8(0x3e23), 0xcd }, { CCI_REG8(0x3e24), 0xcd }, 2266 { CCI_REG8(0x3e25), 0xcd }, { CCI_REG8(0x3e26), 0xcd }, 2267 { CCI_REG8(0x3e27), 0xcd }, { CCI_REG8(0x3e28), 0xcd }, 2268 { CCI_REG8(0x3e29), 0xcd }, { CCI_REG8(0x3e2a), 0xcd }, 2269 { CCI_REG8(0x3e2b), 0xcd }, { CCI_REG8(0x3e2c), 0xcd }, 2270 { CCI_REG8(0x3e2d), 0xcd }, { CCI_REG8(0x3e2e), 0xcd }, 2271 { CCI_REG8(0x3e2f), 0xcd }, { CCI_REG8(0x3e30), 0xcd }, 2272 { CCI_REG8(0x3e31), 0xcd }, { CCI_REG8(0x3e32), 0xcd }, 2273 { CCI_REG8(0x3e33), 0xcd }, { CCI_REG8(0x3e34), 0xcd }, 2274 { CCI_REG8(0x3e35), 0xcd }, { CCI_REG8(0x3e36), 0xcd }, 2275 { CCI_REG8(0x3e37), 0xcd }, { CCI_REG8(0x3e38), 0xcd }, 2276 { CCI_REG8(0x3e39), 0xcd }, { CCI_REG8(0x3e3a), 0xcd }, 2277 { CCI_REG8(0x3e3b), 0xcd }, { CCI_REG8(0x3e3c), 0xcd }, 2278 { CCI_REG8(0x3e3d), 0xcd }, { CCI_REG8(0x3e3e), 0xcd }, 2279 { CCI_REG8(0x3e3f), 0xcd }, { CCI_REG8(0x3e40), 0xcd }, 2280 { CCI_REG8(0x3e41), 0xcd }, { CCI_REG8(0x3e42), 0xcd }, 2281 { CCI_REG8(0x3e43), 0xcd }, { CCI_REG8(0x3e44), 0xcd }, 2282 { CCI_REG8(0x3e45), 0xcd }, { CCI_REG8(0x3e46), 0xcd }, 2283 { CCI_REG8(0x3e47), 0xcd }, { CCI_REG8(0x3e48), 0xcd }, 2284 { CCI_REG8(0x3e49), 0xcd }, { CCI_REG8(0x3e4a), 0xcd }, 2285 { CCI_REG8(0x3e4b), 0xcd }, { CCI_REG8(0x3e4c), 0xcd }, 2286 { CCI_REG8(0x3e4d), 0xcd }, { CCI_REG8(0x3e4e), 0xcd }, 2287 { CCI_REG8(0x3e4f), 0xcd }, { CCI_REG8(0x3e50), 0xcd }, 2288 { CCI_REG8(0x3e51), 0xcd }, { CCI_REG8(0x3e52), 0xcd }, 2289 { CCI_REG8(0x3e53), 0xcd }, { CCI_REG8(0x3e54), 0xcd }, 2290 { CCI_REG8(0x3e55), 0xcd }, { CCI_REG8(0x3e56), 0xcd }, 2291 { CCI_REG8(0x3e57), 0xcd }, { CCI_REG8(0x3e58), 0xcd }, 2292 { CCI_REG8(0x3e59), 0xcd }, { CCI_REG8(0x3e5a), 0xcd }, 2293 { CCI_REG8(0x3e5b), 0xcd }, { CCI_REG8(0x3e5c), 0xcd }, 2294 { CCI_REG8(0x3e5d), 0xcd }, { CCI_REG8(0x3e5e), 0xcd }, 2295 { CCI_REG8(0x3e5f), 0xcd }, { CCI_REG8(0x3e60), 0xcd }, 2296 { CCI_REG8(0x3e61), 0xcd }, { CCI_REG8(0x3e62), 0xcd }, 2297 { CCI_REG8(0x3e63), 0xcd }, { CCI_REG8(0x3e64), 0xcd }, 2298 { CCI_REG8(0x3e65), 0xcd }, { CCI_REG8(0x3e66), 0xcd }, 2299 { CCI_REG8(0x3e67), 0xcd }, { CCI_REG8(0x3e68), 0xcd }, 2300 { CCI_REG8(0x3e69), 0xcd }, { CCI_REG8(0x3e6a), 0xcd }, 2301 { CCI_REG8(0x3e6b), 0xcd }, { CCI_REG8(0x3e6c), 0xcd }, 2302 { CCI_REG8(0x3e6d), 0xcd }, { CCI_REG8(0x3e6e), 0xcd }, 2303 { CCI_REG8(0x3e6f), 0xcd }, { CCI_REG8(0x3e70), 0xcd }, 2304 { CCI_REG8(0x3e71), 0xcd }, { CCI_REG8(0x3e72), 0xcd }, 2305 { CCI_REG8(0x3e73), 0xcd }, { CCI_REG8(0x3e74), 0xcd }, 2306 { CCI_REG8(0x3e75), 0xcd }, { CCI_REG8(0x3e76), 0xcd }, 2307 { CCI_REG8(0x3e77), 0xcd }, { CCI_REG8(0x3e78), 0xcd }, 2308 { CCI_REG8(0x3e79), 0xcd }, { CCI_REG8(0x3e7a), 0xcd }, 2309 { CCI_REG8(0x3e7b), 0xcd }, { CCI_REG8(0x3e7c), 0xcd }, 2310 { CCI_REG8(0x3e7d), 0xcd }, { CCI_REG8(0x3e7e), 0xcd }, 2311 { CCI_REG8(0x3e7f), 0xcd }, { CCI_REG8(0x3e80), 0xcd }, 2312 { CCI_REG8(0x3e81), 0xcd }, { CCI_REG8(0x3e82), 0xcd }, 2313 { CCI_REG8(0x3e83), 0xcd }, { CCI_REG8(0x3e84), 0xcd }, 2314 { CCI_REG8(0x3e85), 0xcd }, { CCI_REG8(0x3e86), 0xcd }, 2315 { CCI_REG8(0x3e87), 0xcd }, { CCI_REG8(0x3e88), 0xcd }, 2316 { CCI_REG8(0x3e89), 0xcd }, { CCI_REG8(0x3e8a), 0xcd }, 2317 { CCI_REG8(0x3e8b), 0xcd }, { CCI_REG8(0x3e8c), 0xcd }, 2318 { CCI_REG8(0x3e8d), 0xcd }, { CCI_REG8(0x3e8e), 0xcd }, 2319 { CCI_REG8(0x3e8f), 0xcd }, { CCI_REG8(0x3e90), 0xcd }, 2320 { CCI_REG8(0x3e91), 0xcd }, { CCI_REG8(0x3e92), 0xcd }, 2321 { CCI_REG8(0x3e93), 0xcd }, { CCI_REG8(0x3e94), 0xcd }, 2322 { CCI_REG8(0x3e95), 0xcd }, { CCI_REG8(0x3e96), 0xcd }, 2323 { CCI_REG8(0x3e97), 0xcd }, { CCI_REG8(0x3e98), 0xcd }, 2324 { CCI_REG8(0x3e99), 0xcd }, { CCI_REG8(0x3e9a), 0xcd }, 2325 { CCI_REG8(0x3e9b), 0xcd }, { CCI_REG8(0x3e9c), 0xcd }, 2326 { CCI_REG8(0x3e9d), 0xcd }, { CCI_REG8(0x3e9e), 0xcd }, 2327 { CCI_REG8(0x3e9f), 0xcd }, { CCI_REG8(0xfff9), 0x06 }, 2328 { CCI_REG8(0xc03f), 0x01 }, { CCI_REG8(0xc03e), 0x08 }, 2329 { CCI_REG8(0xc02c), 0xff }, { CCI_REG8(0xc005), 0x06 }, 2330 { CCI_REG8(0xc006), 0x30 }, { CCI_REG8(0xc007), 0xc0 }, 2331 { CCI_REG8(0xc027), 0x01 }, { CCI_REG8(0x30c0), 0x05 }, 2332 { CCI_REG8(0x30c1), 0x9f }, { CCI_REG8(0x30c2), 0x06 }, 2333 { CCI_REG8(0x30c3), 0x5f }, { CCI_REG8(0x30c4), 0x80 }, 2334 { CCI_REG8(0x30c5), 0x08 }, { CCI_REG8(0x30c6), 0x39 }, 2335 { CCI_REG8(0x30c7), 0x00 }, { CCI_REG8(0xc046), 0x20 }, 2336 { CCI_REG8(0xc043), 0x01 }, { CCI_REG8(0xc04b), 0x01 }, 2337 { CCI_REG8(0x0102), 0x01 }, { CCI_REG8(0x0100), 0x00 }, 2338 { CCI_REG8(0x0102), 0x00 }, { CCI_REG8(0x3015), 0xf0 }, 2339 { CCI_REG8(0x3018), 0xf0 }, { CCI_REG8(0x301c), 0xf0 }, 2340 { CCI_REG8(0x301d), 0xf6 }, { CCI_REG8(0x301e), 0xf1 } 2341 }; 2342 2343 static const struct cci_reg_sequence ov64a40_9248x6944[] = { 2344 { CCI_REG8(0x0305), 0x98 }, { CCI_REG8(0x0306), 0x04 }, 2345 { CCI_REG8(0x0307), 0x01 }, { CCI_REG8(0x4837), 0x1a }, 2346 { CCI_REG8(0x4888), 0x10 }, { CCI_REG8(0x4860), 0x00 }, 2347 { CCI_REG8(0x4850), 0x43 }, { CCI_REG8(0x480C), 0x92 }, 2348 { CCI_REG8(0x5001), 0x21 } 2349 }; 2350 2351 static const struct cci_reg_sequence ov64a40_8000x6000[] = { 2352 { CCI_REG8(0x0305), 0x98 }, { CCI_REG8(0x0306), 0x04 }, 2353 { CCI_REG8(0x0307), 0x01 }, { CCI_REG8(0x4837), 0x1a }, 2354 { CCI_REG8(0x4888), 0x10 }, { CCI_REG8(0x4860), 0x00 }, 2355 { CCI_REG8(0x4850), 0x43 }, { CCI_REG8(0x480C), 0x92 }, 2356 { CCI_REG8(0x5001), 0x21 } 2357 }; 2358 2359 static const struct cci_reg_sequence ov64a40_4624_3472[] = { 2360 { CCI_REG8(0x034b), 0x02 }, { CCI_REG8(0x3504), 0x08 }, 2361 { CCI_REG8(0x360d), 0x82 }, { CCI_REG8(0x368a), 0x2e }, 2362 { CCI_REG8(0x3712), 0x50 }, { CCI_REG8(0x3822), 0x00 }, 2363 { CCI_REG8(0x3827), 0x40 }, { CCI_REG8(0x383d), 0x08 }, 2364 { CCI_REG8(0x383f), 0x00 }, { CCI_REG8(0x384c), 0x02 }, 2365 { CCI_REG8(0x384d), 0xba }, { CCI_REG8(0x3852), 0x00 }, 2366 { CCI_REG8(0x3856), 0x08 }, { CCI_REG8(0x3857), 0x08 }, 2367 { CCI_REG8(0x3858), 0x10 }, { CCI_REG8(0x3859), 0x10 }, 2368 { CCI_REG8(0x4016), 0x0f }, { CCI_REG8(0x4018), 0x03 }, 2369 { CCI_REG8(0x4504), 0x1e }, { CCI_REG8(0x4523), 0x41 }, 2370 { CCI_REG8(0x45c0), 0x01 }, { CCI_REG8(0x4641), 0x12 }, 2371 { CCI_REG8(0x4643), 0x0c }, { CCI_REG8(0x4915), 0x02 }, 2372 { CCI_REG8(0x4916), 0x1d }, { CCI_REG8(0x4a15), 0x02 }, 2373 { CCI_REG8(0x4a16), 0x1d }, { CCI_REG8(0x3703), 0x72 }, 2374 { CCI_REG8(0x3709), 0xe6 }, { CCI_REG8(0x3a60), 0x68 }, 2375 { CCI_REG8(0x3a6f), 0x68 }, { CCI_REG8(0x3a5e), 0xdc }, 2376 { CCI_REG8(0x3a6d), 0xdc }, { CCI_REG8(0x3721), 0xc9 }, 2377 { CCI_REG8(0x5250), 0x06 }, { CCI_REG8(0x527a), 0x00 }, 2378 { CCI_REG8(0x527b), 0x65 }, { CCI_REG8(0x527c), 0x00 }, 2379 { CCI_REG8(0x527d), 0x82 }, { CCI_REG8(0x5280), 0x24 }, 2380 { CCI_REG8(0x5281), 0x40 }, { CCI_REG8(0x5282), 0x1b }, 2381 { CCI_REG8(0x5283), 0x40 }, { CCI_REG8(0x5284), 0x24 }, 2382 { CCI_REG8(0x5285), 0x40 }, { CCI_REG8(0x5286), 0x1b }, 2383 { CCI_REG8(0x5287), 0x40 }, { CCI_REG8(0x5200), 0x24 }, 2384 { CCI_REG8(0x5201), 0x40 }, { CCI_REG8(0x5202), 0x1b }, 2385 { CCI_REG8(0x5203), 0x40 }, { CCI_REG8(0x481b), 0x35 }, 2386 { CCI_REG8(0x4862), 0x25 }, { CCI_REG8(0x3400), 0x00 }, 2387 { CCI_REG8(0x3421), 0x23 }, { CCI_REG8(0x3422), 0xfc }, 2388 { CCI_REG8(0x3423), 0x07 }, { CCI_REG8(0x3424), 0x01 }, 2389 { CCI_REG8(0x3425), 0x04 }, { CCI_REG8(0x3426), 0x50 }, 2390 { CCI_REG8(0x3427), 0x55 }, { CCI_REG8(0x3428), 0x15 }, 2391 { CCI_REG8(0x3429), 0x00 }, { CCI_REG8(0x3025), 0x03 }, 2392 { CCI_REG8(0x5250), 0x06 }, { CCI_REG8(0x0305), 0x98 }, 2393 { CCI_REG8(0x0306), 0x04 }, { CCI_REG8(0x0307), 0x01 }, 2394 { CCI_REG8(0x4837), 0x1a }, { CCI_REG8(0x4888), 0x10 }, 2395 { CCI_REG8(0x4860), 0x00 }, { CCI_REG8(0x4850), 0x43 }, 2396 { CCI_REG8(0x480C), 0x92 }, { CCI_REG8(0x5001), 0x21 } 2397 }; 2398 2399 static const struct cci_reg_sequence ov64a40_3840x2160[] = { 2400 { CCI_REG8(0x034a), 0x05 }, { CCI_REG8(0x034b), 0x05 }, 2401 { CCI_REG8(0x3504), 0x08 }, { CCI_REG8(0x360d), 0x82 }, 2402 { CCI_REG8(0x368a), 0x2e }, { CCI_REG8(0x3712), 0x50 }, 2403 { CCI_REG8(0x3822), 0x00 }, { CCI_REG8(0x3827), 0x40 }, 2404 { CCI_REG8(0x383d), 0x08 }, { CCI_REG8(0x383f), 0x00 }, 2405 { CCI_REG8(0x384c), 0x02 }, { CCI_REG8(0x384d), 0xba }, 2406 { CCI_REG8(0x3852), 0x00 }, { CCI_REG8(0x3856), 0x08 }, 2407 { CCI_REG8(0x3857), 0x08 }, { CCI_REG8(0x3858), 0x10 }, 2408 { CCI_REG8(0x3859), 0x10 }, { CCI_REG8(0x4016), 0x0f }, 2409 { CCI_REG8(0x4018), 0x03 }, { CCI_REG8(0x4504), 0x1e }, 2410 { CCI_REG8(0x4523), 0x41 }, { CCI_REG8(0x45c0), 0x01 }, 2411 { CCI_REG8(0x4641), 0x12 }, { CCI_REG8(0x4643), 0x0c }, 2412 { CCI_REG8(0x4915), 0x02 }, { CCI_REG8(0x4916), 0x1d }, 2413 { CCI_REG8(0x4a15), 0x02 }, { CCI_REG8(0x4a16), 0x1d }, 2414 { CCI_REG8(0x3703), 0x72 }, { CCI_REG8(0x3709), 0xe6 }, 2415 { CCI_REG8(0x3a60), 0x68 }, { CCI_REG8(0x3a6f), 0x68 }, 2416 { CCI_REG8(0x3a5e), 0xdc }, { CCI_REG8(0x3a6d), 0xdc }, 2417 { CCI_REG8(0x3721), 0xc9 }, { CCI_REG8(0x5250), 0x06 }, 2418 { CCI_REG8(0x527a), 0x00 }, { CCI_REG8(0x527b), 0x65 }, 2419 { CCI_REG8(0x527c), 0x00 }, { CCI_REG8(0x527d), 0x82 }, 2420 { CCI_REG8(0x5280), 0x24 }, { CCI_REG8(0x5281), 0x40 }, 2421 { CCI_REG8(0x5282), 0x1b }, { CCI_REG8(0x5283), 0x40 }, 2422 { CCI_REG8(0x5284), 0x24 }, { CCI_REG8(0x5285), 0x40 }, 2423 { CCI_REG8(0x5286), 0x1b }, { CCI_REG8(0x5287), 0x40 }, 2424 { CCI_REG8(0x5200), 0x24 }, { CCI_REG8(0x5201), 0x40 }, 2425 { CCI_REG8(0x5202), 0x1b }, { CCI_REG8(0x5203), 0x40 }, 2426 { CCI_REG8(0x481b), 0x35 }, { CCI_REG8(0x4862), 0x25 }, 2427 { CCI_REG8(0x3400), 0x00 }, { CCI_REG8(0x3421), 0x23 }, 2428 { CCI_REG8(0x3422), 0xfc }, { CCI_REG8(0x3423), 0x07 }, 2429 { CCI_REG8(0x3424), 0x01 }, { CCI_REG8(0x3425), 0x04 }, 2430 { CCI_REG8(0x3426), 0x50 }, { CCI_REG8(0x3427), 0x55 }, 2431 { CCI_REG8(0x3428), 0x15 }, { CCI_REG8(0x3429), 0x00 }, 2432 { CCI_REG8(0x3025), 0x03 }, { CCI_REG8(0x5250), 0x06 }, 2433 { CCI_REG8(0x0305), 0x98 }, { CCI_REG8(0x0306), 0x04 }, 2434 { CCI_REG8(0x0345), 0x90 }, { CCI_REG8(0x0307), 0x01 }, 2435 { CCI_REG8(0x4837), 0x1a }, { CCI_REG8(0x4888), 0x10 }, 2436 { CCI_REG8(0x4860), 0x00 }, { CCI_REG8(0x4850), 0x43 }, 2437 { CCI_REG8(0x480C), 0x92 }, { CCI_REG8(0x5001), 0x21 }, 2438 { CCI_REG8(0x5000), 0x01 } 2439 }; 2440 2441 static const struct cci_reg_sequence ov64a40_2312_1736[] = { 2442 { CCI_REG8(0x034b), 0x02 }, { CCI_REG8(0x3504), 0x08 }, 2443 { CCI_REG8(0x360d), 0x82 }, { CCI_REG8(0x368a), 0x2e }, 2444 { CCI_REG8(0x3712), 0x00 }, { CCI_REG8(0x3822), 0x08 }, 2445 { CCI_REG8(0x3827), 0x40 }, { CCI_REG8(0x383d), 0x04 }, 2446 { CCI_REG8(0x383f), 0x00 }, { CCI_REG8(0x384c), 0x01 }, 2447 { CCI_REG8(0x384d), 0x12 }, { CCI_REG8(0x3852), 0x00 }, 2448 { CCI_REG8(0x3856), 0x04 }, { CCI_REG8(0x3857), 0x04 }, 2449 { CCI_REG8(0x3858), 0x08 }, { CCI_REG8(0x3859), 0x08 }, 2450 { CCI_REG8(0x4016), 0x07 }, { CCI_REG8(0x4018), 0x01 }, 2451 { CCI_REG8(0x4504), 0x00 }, { CCI_REG8(0x4523), 0x00 }, 2452 { CCI_REG8(0x45c0), 0x01 }, { CCI_REG8(0x4641), 0x24 }, 2453 { CCI_REG8(0x4643), 0x0c }, { CCI_REG8(0x4837), 0x0b }, 2454 { CCI_REG8(0x4915), 0x02 }, { CCI_REG8(0x4916), 0x1d }, 2455 { CCI_REG8(0x4a15), 0x02 }, { CCI_REG8(0x4a16), 0x1d }, 2456 { CCI_REG8(0x5000), 0x55 }, { CCI_REG8(0x5001), 0x00 }, 2457 { CCI_REG8(0x5002), 0x35 }, { CCI_REG8(0x5004), 0xc0 }, 2458 { CCI_REG8(0x5068), 0x02 }, { CCI_REG8(0x3703), 0x6a }, 2459 { CCI_REG8(0x3709), 0xa3 }, { CCI_REG8(0x3a60), 0x60 }, 2460 { CCI_REG8(0x3a6f), 0x60 }, { CCI_REG8(0x3a5e), 0x99 }, 2461 { CCI_REG8(0x3a6d), 0x99 }, { CCI_REG8(0x3721), 0xc1 }, 2462 { CCI_REG8(0x5250), 0x06 }, { CCI_REG8(0x527a), 0x00 }, 2463 { CCI_REG8(0x527b), 0x65 }, { CCI_REG8(0x527c), 0x00 }, 2464 { CCI_REG8(0x527d), 0x82 }, { CCI_REG8(0x5280), 0x24 }, 2465 { CCI_REG8(0x5281), 0x40 }, { CCI_REG8(0x5282), 0x1b }, 2466 { CCI_REG8(0x5283), 0x40 }, { CCI_REG8(0x5284), 0x24 }, 2467 { CCI_REG8(0x5285), 0x40 }, { CCI_REG8(0x5286), 0x1b }, 2468 { CCI_REG8(0x5287), 0x40 }, { CCI_REG8(0x5200), 0x24 }, 2469 { CCI_REG8(0x5201), 0x40 }, { CCI_REG8(0x5202), 0x1b }, 2470 { CCI_REG8(0x5203), 0x40 }, { CCI_REG8(0x3684), 0x05 }, 2471 { CCI_REG8(0x481b), 0x20 }, { CCI_REG8(0x51b0), 0x38 }, 2472 { CCI_REG8(0x51b3), 0x0e }, { CCI_REG8(0x51b5), 0x04 }, 2473 { CCI_REG8(0x51b6), 0x00 }, { CCI_REG8(0x51b7), 0x00 }, 2474 { CCI_REG8(0x51b9), 0x70 }, { CCI_REG8(0x51bb), 0x10 }, 2475 { CCI_REG8(0x51bc), 0x00 }, { CCI_REG8(0x51bd), 0x00 }, 2476 { CCI_REG8(0x51b0), 0x38 }, { CCI_REG8(0x54b0), 0x38 }, 2477 { CCI_REG8(0x54b3), 0x0e }, { CCI_REG8(0x54b5), 0x04 }, 2478 { CCI_REG8(0x54b6), 0x00 }, { CCI_REG8(0x54b7), 0x00 }, 2479 { CCI_REG8(0x54b9), 0x70 }, { CCI_REG8(0x54bb), 0x10 }, 2480 { CCI_REG8(0x54bc), 0x00 }, { CCI_REG8(0x54bd), 0x00 }, 2481 { CCI_REG8(0x57b0), 0x38 }, { CCI_REG8(0x57b3), 0x0e }, 2482 { CCI_REG8(0x57b5), 0x04 }, { CCI_REG8(0x57b6), 0x00 }, 2483 { CCI_REG8(0x57b7), 0x00 }, { CCI_REG8(0x57b9), 0x70 }, 2484 { CCI_REG8(0x57bb), 0x10 }, { CCI_REG8(0x57bc), 0x00 }, 2485 { CCI_REG8(0x57bd), 0x00 }, { CCI_REG8(0x0305), 0x98 }, 2486 { CCI_REG8(0x0306), 0x04 }, { CCI_REG8(0x0307), 0x01 }, 2487 { CCI_REG8(0x4837), 0x1a }, { CCI_REG8(0x4888), 0x10 }, 2488 { CCI_REG8(0x4860), 0x00 }, { CCI_REG8(0x4850), 0x43 }, 2489 { CCI_REG8(0x480C), 0x92 } 2490 }; 2491 2492 static const struct cci_reg_sequence ov64a40_1920x1080[] = { 2493 { CCI_REG8(0x034b), 0x02 }, { CCI_REG8(0x3504), 0x08 }, 2494 { CCI_REG8(0x360d), 0x82 }, { CCI_REG8(0x368a), 0x2e }, 2495 { CCI_REG8(0x3712), 0x00 }, { CCI_REG8(0x3822), 0x08 }, 2496 { CCI_REG8(0x3827), 0x40 }, { CCI_REG8(0x383d), 0x04 }, 2497 { CCI_REG8(0x383f), 0x00 }, { CCI_REG8(0x384c), 0x01 }, 2498 { CCI_REG8(0x384d), 0x12 }, { CCI_REG8(0x3852), 0x00 }, 2499 { CCI_REG8(0x3856), 0x04 }, { CCI_REG8(0x3857), 0x04 }, 2500 { CCI_REG8(0x3858), 0x08 }, { CCI_REG8(0x3859), 0x08 }, 2501 { CCI_REG8(0x4016), 0x07 }, { CCI_REG8(0x4018), 0x01 }, 2502 { CCI_REG8(0x4504), 0x00 }, { CCI_REG8(0x4523), 0x00 }, 2503 { CCI_REG8(0x45c0), 0x01 }, { CCI_REG8(0x4641), 0x24 }, 2504 { CCI_REG8(0x4643), 0x0c }, { CCI_REG8(0x4837), 0x0b }, 2505 { CCI_REG8(0x4915), 0x02 }, { CCI_REG8(0x4916), 0x1d }, 2506 { CCI_REG8(0x4a15), 0x02 }, { CCI_REG8(0x4a16), 0x1d }, 2507 { CCI_REG8(0x5000), 0x55 }, { CCI_REG8(0x5001), 0x00 }, 2508 { CCI_REG8(0x5002), 0x35 }, { CCI_REG8(0x5004), 0xc0 }, 2509 { CCI_REG8(0x5068), 0x02 }, { CCI_REG8(0x3703), 0x6a }, 2510 { CCI_REG8(0x3709), 0xa3 }, { CCI_REG8(0x3a60), 0x60 }, 2511 { CCI_REG8(0x3a6f), 0x60 }, { CCI_REG8(0x3a5e), 0x99 }, 2512 { CCI_REG8(0x3a6d), 0x99 }, { CCI_REG8(0x3721), 0xc1 }, 2513 { CCI_REG8(0x5250), 0x06 }, { CCI_REG8(0x527a), 0x00 }, 2514 { CCI_REG8(0x527b), 0x65 }, { CCI_REG8(0x527c), 0x00 }, 2515 { CCI_REG8(0x527d), 0x82 }, { CCI_REG8(0x5280), 0x24 }, 2516 { CCI_REG8(0x5281), 0x40 }, { CCI_REG8(0x5282), 0x1b }, 2517 { CCI_REG8(0x5283), 0x40 }, { CCI_REG8(0x5284), 0x24 }, 2518 { CCI_REG8(0x5285), 0x40 }, { CCI_REG8(0x5286), 0x1b }, 2519 { CCI_REG8(0x5287), 0x40 }, { CCI_REG8(0x5200), 0x24 }, 2520 { CCI_REG8(0x5201), 0x40 }, { CCI_REG8(0x5202), 0x1b }, 2521 { CCI_REG8(0x5203), 0x40 }, { CCI_REG8(0x3684), 0x05 }, 2522 { CCI_REG8(0x481b), 0x20 }, { CCI_REG8(0x51b0), 0x38 }, 2523 { CCI_REG8(0x51b3), 0x0e }, { CCI_REG8(0x51b5), 0x04 }, 2524 { CCI_REG8(0x51b6), 0x00 }, { CCI_REG8(0x51b7), 0x00 }, 2525 { CCI_REG8(0x51b9), 0x70 }, { CCI_REG8(0x51bb), 0x10 }, 2526 { CCI_REG8(0x51bc), 0x00 }, { CCI_REG8(0x51bd), 0x00 }, 2527 { CCI_REG8(0x51b0), 0x38 }, { CCI_REG8(0x54b0), 0x38 }, 2528 { CCI_REG8(0x54b3), 0x0e }, { CCI_REG8(0x54b5), 0x04 }, 2529 { CCI_REG8(0x54b6), 0x00 }, { CCI_REG8(0x54b7), 0x00 }, 2530 { CCI_REG8(0x54b9), 0x70 }, { CCI_REG8(0x54bb), 0x10 }, 2531 { CCI_REG8(0x54bc), 0x00 }, { CCI_REG8(0x54bd), 0x00 }, 2532 { CCI_REG8(0x57b0), 0x38 }, { CCI_REG8(0x57b3), 0x0e }, 2533 { CCI_REG8(0x57b5), 0x04 }, { CCI_REG8(0x57b6), 0x00 }, 2534 { CCI_REG8(0x57b7), 0x00 }, { CCI_REG8(0x57b9), 0x70 }, 2535 { CCI_REG8(0x57bb), 0x10 }, { CCI_REG8(0x57bc), 0x00 }, 2536 { CCI_REG8(0x57bd), 0x00 }, { CCI_REG8(0x0305), 0x98 }, 2537 { CCI_REG8(0x0306), 0x04 }, { CCI_REG8(0x0307), 0x01 }, 2538 { CCI_REG8(0x4837), 0x1a }, { CCI_REG8(0x4888), 0x10 }, 2539 { CCI_REG8(0x4860), 0x00 }, { CCI_REG8(0x4850), 0x43 }, 2540 { CCI_REG8(0x480C), 0x92 } 2541 }; 2542 2543 /* 456MHz MIPI link frequency with 24MHz input clock. */ 2544 static const struct cci_reg_sequence ov64a40_pll_config[] = { 2545 { OV64A40_PLL1_PRE_DIV0, 0x88 }, 2546 { OV64A40_PLL1_PRE_DIV, 0x02 }, 2547 { OV64A40_PLL1_MULTIPLIER, 0x0098 }, 2548 { OV64A40_PLL1_M_DIV, 0x01 }, 2549 { OV64A40_PLL2_SEL_BAK_SA1, 0x00 }, 2550 { OV64A40_PLL2_PRE_DIV, 0x12 }, 2551 { OV64A40_PLL2_MULTIPLIER, 0x0190 }, 2552 { OV64A40_PLL2_PRE_DIV0, 0xd7 }, 2553 { OV64A40_PLL2_DIVSP, 0x00 }, 2554 { OV64A40_PLL2_DIVDAC, 0x00 }, 2555 { OV64A40_PLL2_DACPREDIV, 0x00 } 2556 }; 2557 2558 struct ov64a40_reglist { 2559 unsigned int num_regs; 2560 const struct cci_reg_sequence *regvals; 2561 }; 2562 2563 struct ov64a40_subsampling { 2564 unsigned int x_odd_inc; 2565 unsigned int x_even_inc; 2566 unsigned int y_odd_inc; 2567 unsigned int y_even_inc; 2568 bool vbin; 2569 bool hbin; 2570 }; 2571 2572 static struct ov64a40_mode { 2573 unsigned int width; 2574 unsigned int height; 2575 struct ov64a40_timings { 2576 unsigned int vts; 2577 unsigned int ppl; 2578 } timings_default[OV64A40_NUM_LINK_FREQ]; 2579 const struct ov64a40_reglist reglist; 2580 struct v4l2_rect analogue_crop; 2581 struct v4l2_rect digital_crop; 2582 struct ov64a40_subsampling subsampling; 2583 } ov64a40_modes[] = { 2584 /* Full resolution */ 2585 { 2586 .width = 9248, 2587 .height = 6944, 2588 .timings_default = { 2589 /* 2.6 FPS */ 2590 [OV64A40_LINK_FREQ_456M_ID] = { 2591 .vts = 7072, 2592 .ppl = 4072, 2593 }, 2594 /* 2 FPS */ 2595 [OV64A40_LINK_FREQ_360M_ID] = { 2596 .vts = 7072, 2597 .ppl = 5248, 2598 }, 2599 }, 2600 .reglist = { 2601 .num_regs = ARRAY_SIZE(ov64a40_9248x6944), 2602 .regvals = ov64a40_9248x6944, 2603 }, 2604 .analogue_crop = { 2605 .left = 0, 2606 .top = 0, 2607 .width = 9280, 2608 .height = 6976, 2609 }, 2610 .digital_crop = { 2611 .left = 17, 2612 .top = 16, 2613 .width = 9248, 2614 .height = 6944, 2615 }, 2616 .subsampling = { 2617 .x_odd_inc = 1, 2618 .x_even_inc = 1, 2619 .y_odd_inc = 1, 2620 .y_even_inc = 1, 2621 .vbin = false, 2622 .hbin = false, 2623 }, 2624 }, 2625 /* Analogue crop + digital crop */ 2626 { 2627 .width = 8000, 2628 .height = 6000, 2629 .timings_default = { 2630 /* 3.0 FPS */ 2631 [OV64A40_LINK_FREQ_456M_ID] = { 2632 .vts = 6400, 2633 .ppl = 3848, 2634 }, 2635 /* 2.5 FPS */ 2636 [OV64A40_LINK_FREQ_360M_ID] = { 2637 .vts = 6304, 2638 .ppl = 4736, 2639 }, 2640 }, 2641 .reglist = { 2642 .num_regs = ARRAY_SIZE(ov64a40_8000x6000), 2643 .regvals = ov64a40_8000x6000, 2644 }, 2645 .analogue_crop = { 2646 .left = 624, 2647 .top = 472, 2648 .width = 8048, 2649 .height = 6032, 2650 }, 2651 .digital_crop = { 2652 .left = 17, 2653 .top = 16, 2654 .width = 8000, 2655 .height = 6000, 2656 }, 2657 .subsampling = { 2658 .x_odd_inc = 1, 2659 .x_even_inc = 1, 2660 .y_odd_inc = 1, 2661 .y_even_inc = 1, 2662 .vbin = false, 2663 .hbin = false, 2664 }, 2665 }, 2666 /* 2x2 downscaled */ 2667 { 2668 .width = 4624, 2669 .height = 3472, 2670 .timings_default = { 2671 /* 10 FPS */ 2672 [OV64A40_LINK_FREQ_456M_ID] = { 2673 .vts = 3533, 2674 .ppl = 2112, 2675 }, 2676 /* 7 FPS */ 2677 [OV64A40_LINK_FREQ_360M_ID] = { 2678 .vts = 3939, 2679 .ppl = 2720, 2680 }, 2681 }, 2682 .reglist = { 2683 .num_regs = ARRAY_SIZE(ov64a40_4624_3472), 2684 .regvals = ov64a40_4624_3472, 2685 }, 2686 .analogue_crop = { 2687 .left = 0, 2688 .top = 0, 2689 .width = 9280, 2690 .height = 6976, 2691 }, 2692 .digital_crop = { 2693 .left = 9, 2694 .top = 8, 2695 .width = 4624, 2696 .height = 3472, 2697 }, 2698 .subsampling = { 2699 .x_odd_inc = 3, 2700 .x_even_inc = 1, 2701 .y_odd_inc = 1, 2702 .y_even_inc = 1, 2703 .vbin = true, 2704 .hbin = false, 2705 }, 2706 }, 2707 /* Analogue crop + 2x2 downscale + digital crop */ 2708 { 2709 .width = 3840, 2710 .height = 2160, 2711 .timings_default = { 2712 /* 20 FPS */ 2713 [OV64A40_LINK_FREQ_456M_ID] = { 2714 .vts = 2218, 2715 .ppl = 1690, 2716 }, 2717 /* 15 FPS */ 2718 [OV64A40_LINK_FREQ_360M_ID] = { 2719 .vts = 2270, 2720 .ppl = 2202, 2721 }, 2722 }, 2723 .reglist = { 2724 .num_regs = ARRAY_SIZE(ov64a40_3840x2160), 2725 .regvals = ov64a40_3840x2160, 2726 }, 2727 .analogue_crop = { 2728 .left = 784, 2729 .top = 1312, 2730 .width = 7712, 2731 .height = 4352, 2732 }, 2733 .digital_crop = { 2734 .left = 9, 2735 .top = 8, 2736 .width = 3840, 2737 .height = 2160, 2738 }, 2739 .subsampling = { 2740 .x_odd_inc = 3, 2741 .x_even_inc = 1, 2742 .y_odd_inc = 1, 2743 .y_even_inc = 1, 2744 .vbin = true, 2745 .hbin = false, 2746 }, 2747 }, 2748 /* 4x4 downscaled */ 2749 { 2750 .width = 2312, 2751 .height = 1736, 2752 .timings_default = { 2753 /* 30 FPS */ 2754 [OV64A40_LINK_FREQ_456M_ID] = { 2755 .vts = 1998, 2756 .ppl = 1248, 2757 }, 2758 /* 25 FPS */ 2759 [OV64A40_LINK_FREQ_360M_ID] = { 2760 .vts = 1994, 2761 .ppl = 1504, 2762 }, 2763 }, 2764 .reglist = { 2765 .num_regs = ARRAY_SIZE(ov64a40_2312_1736), 2766 .regvals = ov64a40_2312_1736, 2767 }, 2768 .analogue_crop = { 2769 .left = 0, 2770 .top = 0, 2771 .width = 9280, 2772 .height = 6976, 2773 }, 2774 .digital_crop = { 2775 .left = 5, 2776 .top = 4, 2777 .width = 2312, 2778 .height = 1736, 2779 }, 2780 .subsampling = { 2781 .x_odd_inc = 3, 2782 .x_even_inc = 1, 2783 .y_odd_inc = 3, 2784 .y_even_inc = 1, 2785 .vbin = true, 2786 .hbin = true, 2787 }, 2788 }, 2789 /* Analogue crop + 4x4 downscale + digital crop */ 2790 { 2791 .width = 1920, 2792 .height = 1080, 2793 .timings_default = { 2794 /* 60 FPS */ 2795 [OV64A40_LINK_FREQ_456M_ID] = { 2796 .vts = 1397, 2797 .ppl = 880, 2798 }, 2799 /* 45 FPS */ 2800 [OV64A40_LINK_FREQ_360M_ID] = { 2801 .vts = 1216, 2802 .ppl = 1360, 2803 }, 2804 }, 2805 .reglist = { 2806 .num_regs = ARRAY_SIZE(ov64a40_1920x1080), 2807 .regvals = ov64a40_1920x1080, 2808 }, 2809 .analogue_crop = { 2810 .left = 784, 2811 .top = 1312, 2812 .width = 7712, 2813 .height = 4352, 2814 }, 2815 .digital_crop = { 2816 .left = 7, 2817 .top = 6, 2818 .width = 1920, 2819 .height = 1080, 2820 }, 2821 .subsampling = { 2822 .x_odd_inc = 3, 2823 .x_even_inc = 1, 2824 .y_odd_inc = 3, 2825 .y_even_inc = 1, 2826 .vbin = true, 2827 .hbin = true, 2828 }, 2829 }, 2830 }; 2831 2832 struct ov64a40 { 2833 struct device *dev; 2834 2835 struct v4l2_subdev sd; 2836 struct media_pad pad; 2837 2838 struct regmap *cci; 2839 2840 struct ov64a40_mode *mode; 2841 2842 struct clk *xclk; 2843 2844 struct gpio_desc *reset_gpio; 2845 struct regulator_bulk_data supplies[ARRAY_SIZE(ov64a40_supply_names)]; 2846 2847 s64 *link_frequencies; 2848 unsigned int num_link_frequencies; 2849 2850 struct v4l2_ctrl_handler ctrl_handler; 2851 struct v4l2_ctrl *exposure; 2852 struct v4l2_ctrl *link_freq; 2853 struct v4l2_ctrl *vblank; 2854 struct v4l2_ctrl *hblank; 2855 struct v4l2_ctrl *vflip; 2856 struct v4l2_ctrl *hflip; 2857 }; 2858 2859 static inline struct ov64a40 *sd_to_ov64a40(struct v4l2_subdev *sd) 2860 { 2861 return container_of_const(sd, struct ov64a40, sd); 2862 } 2863 2864 static const struct ov64a40_timings * 2865 ov64a40_get_timings(struct ov64a40 *ov64a40, unsigned int link_freq_index) 2866 { 2867 s64 link_freq = ov64a40->link_frequencies[link_freq_index]; 2868 unsigned int timings_index = link_freq == OV64A40_LINK_FREQ_360M 2869 ? OV64A40_LINK_FREQ_360M_ID 2870 : OV64A40_LINK_FREQ_456M_ID; 2871 2872 return &ov64a40->mode->timings_default[timings_index]; 2873 } 2874 2875 static int ov64a40_program_geometry(struct ov64a40 *ov64a40) 2876 { 2877 struct ov64a40_mode *mode = ov64a40->mode; 2878 struct v4l2_rect *anacrop = &mode->analogue_crop; 2879 struct v4l2_rect *digicrop = &mode->digital_crop; 2880 const struct ov64a40_timings *timings; 2881 int ret = 0; 2882 2883 /* Analogue crop. */ 2884 cci_write(ov64a40->cci, OV64A40_REG_TIMING_CTRL0, 2885 anacrop->left, &ret); 2886 cci_write(ov64a40->cci, OV64A40_REG_TIMING_CTRL2, 2887 anacrop->top, &ret); 2888 cci_write(ov64a40->cci, OV64A40_REG_TIMING_CTRL4, 2889 anacrop->width + anacrop->left - 1, &ret); 2890 cci_write(ov64a40->cci, OV64A40_REG_TIMING_CTRL6, 2891 anacrop->height + anacrop->top - 1, &ret); 2892 2893 /* ISP windowing. */ 2894 cci_write(ov64a40->cci, OV64A40_REG_TIMING_CTRL10, 2895 digicrop->left, &ret); 2896 cci_write(ov64a40->cci, OV64A40_REG_TIMING_CTRL12, 2897 digicrop->top, &ret); 2898 cci_write(ov64a40->cci, OV64A40_REG_TIMING_CTRL8, 2899 digicrop->width, &ret); 2900 cci_write(ov64a40->cci, OV64A40_REG_TIMING_CTRLA, 2901 digicrop->height, &ret); 2902 2903 /* Total timings. */ 2904 timings = ov64a40_get_timings(ov64a40, ov64a40->link_freq->cur.val); 2905 cci_write(ov64a40->cci, OV64A40_REG_TIMING_CTRLC, timings->ppl, &ret); 2906 cci_write(ov64a40->cci, OV64A40_REG_TIMING_CTRLE, timings->vts, &ret); 2907 2908 return ret; 2909 } 2910 2911 static int ov64a40_program_subsampling(struct ov64a40 *ov64a40) 2912 { 2913 struct ov64a40_subsampling *subsampling = &ov64a40->mode->subsampling; 2914 int ret = 0; 2915 2916 /* Skipping configuration */ 2917 cci_write(ov64a40->cci, OV64A40_REG_TIMING_CTRL14, 2918 OV64A40_SKIPPING_CONFIG(subsampling->x_odd_inc, 2919 subsampling->x_even_inc), &ret); 2920 cci_write(ov64a40->cci, OV64A40_REG_TIMING_CTRL15, 2921 OV64A40_SKIPPING_CONFIG(subsampling->y_odd_inc, 2922 subsampling->y_even_inc), &ret); 2923 2924 /* Binning configuration */ 2925 cci_update_bits(ov64a40->cci, OV64A40_REG_TIMING_CTRL_20, 2926 OV64A40_TIMING_CTRL_20_VBIN, 2927 subsampling->vbin ? OV64A40_TIMING_CTRL_20_VBIN : 0, 2928 &ret); 2929 cci_update_bits(ov64a40->cci, OV64A40_REG_TIMING_CTRL_21, 2930 OV64A40_TIMING_CTRL_21_HBIN_CONF, 2931 subsampling->hbin ? 2932 OV64A40_TIMING_CTRL_21_HBIN_CONF : 0, &ret); 2933 2934 return ret; 2935 } 2936 2937 static int ov64a40_start_streaming(struct ov64a40 *ov64a40, 2938 struct v4l2_subdev_state *state) 2939 { 2940 const struct ov64a40_reglist *reglist = &ov64a40->mode->reglist; 2941 const struct ov64a40_timings *timings; 2942 unsigned long delay; 2943 int ret; 2944 2945 ret = pm_runtime_resume_and_get(ov64a40->dev); 2946 if (ret < 0) 2947 return ret; 2948 2949 ret = cci_multi_reg_write(ov64a40->cci, ov64a40_init, 2950 ARRAY_SIZE(ov64a40_init), NULL); 2951 if (ret) 2952 goto error_power_off; 2953 2954 ret = cci_multi_reg_write(ov64a40->cci, reglist->regvals, 2955 reglist->num_regs, NULL); 2956 if (ret) 2957 goto error_power_off; 2958 2959 ret = ov64a40_program_geometry(ov64a40); 2960 if (ret) 2961 goto error_power_off; 2962 2963 ret = ov64a40_program_subsampling(ov64a40); 2964 if (ret) 2965 goto error_power_off; 2966 2967 ret = __v4l2_ctrl_handler_setup(&ov64a40->ctrl_handler); 2968 if (ret) 2969 goto error_power_off; 2970 2971 ret = cci_write(ov64a40->cci, OV64A40_REG_SMIA, 2972 OV64A40_REG_SMIA_STREAMING, NULL); 2973 if (ret) 2974 goto error_power_off; 2975 2976 /* Link frequency and flips cannot change while streaming. */ 2977 __v4l2_ctrl_grab(ov64a40->link_freq, true); 2978 __v4l2_ctrl_grab(ov64a40->vflip, true); 2979 __v4l2_ctrl_grab(ov64a40->hflip, true); 2980 2981 /* delay: max(4096 xclk pulses, 150usec) + exposure time */ 2982 timings = ov64a40_get_timings(ov64a40, ov64a40->link_freq->cur.val); 2983 delay = DIV_ROUND_UP(4096, OV64A40_XCLK_FREQ / 1000 / 1000); 2984 delay = max(delay, 150ul); 2985 2986 /* The sensor has an internal x4 multiplier on the line length. */ 2987 delay += DIV_ROUND_UP(timings->ppl * 4 * ov64a40->exposure->cur.val, 2988 OV64A40_PIXEL_RATE / 1000 / 1000); 2989 fsleep(delay); 2990 2991 return 0; 2992 2993 error_power_off: 2994 pm_runtime_mark_last_busy(ov64a40->dev); 2995 pm_runtime_put_autosuspend(ov64a40->dev); 2996 2997 return ret; 2998 } 2999 3000 static int ov64a40_stop_streaming(struct ov64a40 *ov64a40, 3001 struct v4l2_subdev_state *state) 3002 { 3003 cci_update_bits(ov64a40->cci, OV64A40_REG_SMIA, BIT(0), 0, NULL); 3004 pm_runtime_mark_last_busy(ov64a40->dev); 3005 pm_runtime_put_autosuspend(ov64a40->dev); 3006 3007 __v4l2_ctrl_grab(ov64a40->link_freq, false); 3008 __v4l2_ctrl_grab(ov64a40->vflip, false); 3009 __v4l2_ctrl_grab(ov64a40->hflip, false); 3010 3011 return 0; 3012 } 3013 3014 static int ov64a40_set_stream(struct v4l2_subdev *sd, int enable) 3015 { 3016 struct ov64a40 *ov64a40 = sd_to_ov64a40(sd); 3017 struct v4l2_subdev_state *state; 3018 int ret; 3019 3020 state = v4l2_subdev_lock_and_get_active_state(sd); 3021 if (enable) 3022 ret = ov64a40_start_streaming(ov64a40, state); 3023 else 3024 ret = ov64a40_stop_streaming(ov64a40, state); 3025 v4l2_subdev_unlock_state(state); 3026 3027 return ret; 3028 } 3029 3030 static const struct v4l2_subdev_video_ops ov64a40_video_ops = { 3031 .s_stream = ov64a40_set_stream, 3032 }; 3033 3034 static u32 ov64a40_mbus_code(struct ov64a40 *ov64a40) 3035 { 3036 unsigned int index = ov64a40->hflip->val << 1 | ov64a40->vflip->val; 3037 3038 return ov64a40_mbus_codes[index]; 3039 } 3040 3041 static void ov64a40_update_pad_fmt(struct ov64a40 *ov64a40, 3042 struct ov64a40_mode *mode, 3043 struct v4l2_mbus_framefmt *fmt) 3044 { 3045 fmt->code = ov64a40_mbus_code(ov64a40); 3046 fmt->width = mode->width; 3047 fmt->height = mode->height; 3048 fmt->field = V4L2_FIELD_NONE; 3049 fmt->colorspace = V4L2_COLORSPACE_RAW; 3050 fmt->quantization = V4L2_QUANTIZATION_FULL_RANGE; 3051 fmt->xfer_func = V4L2_XFER_FUNC_NONE; 3052 fmt->ycbcr_enc = V4L2_YCBCR_ENC_601; 3053 } 3054 3055 static int ov64a40_init_state(struct v4l2_subdev *sd, 3056 struct v4l2_subdev_state *state) 3057 { 3058 struct ov64a40 *ov64a40 = sd_to_ov64a40(sd); 3059 struct v4l2_mbus_framefmt *format; 3060 struct v4l2_rect *crop; 3061 3062 format = v4l2_subdev_state_get_format(state, 0); 3063 ov64a40_update_pad_fmt(ov64a40, &ov64a40_modes[0], format); 3064 3065 crop = v4l2_subdev_state_get_crop(state, 0); 3066 crop->top = OV64A40_PIXEL_ARRAY_TOP; 3067 crop->left = OV64A40_PIXEL_ARRAY_LEFT; 3068 crop->width = OV64A40_PIXEL_ARRAY_WIDTH; 3069 crop->height = OV64A40_PIXEL_ARRAY_HEIGHT; 3070 3071 return 0; 3072 } 3073 3074 static int ov64a40_enum_mbus_code(struct v4l2_subdev *sd, 3075 struct v4l2_subdev_state *state, 3076 struct v4l2_subdev_mbus_code_enum *code) 3077 { 3078 struct ov64a40 *ov64a40 = sd_to_ov64a40(sd); 3079 3080 if (code->index) 3081 return -EINVAL; 3082 3083 code->code = ov64a40_mbus_code(ov64a40); 3084 3085 return 0; 3086 } 3087 3088 static int ov64a40_enum_frame_size(struct v4l2_subdev *sd, 3089 struct v4l2_subdev_state *state, 3090 struct v4l2_subdev_frame_size_enum *fse) 3091 { 3092 struct ov64a40 *ov64a40 = sd_to_ov64a40(sd); 3093 struct ov64a40_mode *mode; 3094 u32 code; 3095 3096 if (fse->index >= ARRAY_SIZE(ov64a40_modes)) 3097 return -EINVAL; 3098 3099 code = ov64a40_mbus_code(ov64a40); 3100 if (fse->code != code) 3101 return -EINVAL; 3102 3103 mode = &ov64a40_modes[fse->index]; 3104 fse->min_width = mode->width; 3105 fse->max_width = mode->width; 3106 fse->min_height = mode->height; 3107 fse->max_height = mode->height; 3108 3109 return 0; 3110 } 3111 3112 static int ov64a40_get_selection(struct v4l2_subdev *sd, 3113 struct v4l2_subdev_state *state, 3114 struct v4l2_subdev_selection *sel) 3115 { 3116 switch (sel->target) { 3117 case V4L2_SEL_TGT_CROP: 3118 sel->r = *v4l2_subdev_state_get_crop(state, 0); 3119 3120 return 0; 3121 3122 case V4L2_SEL_TGT_NATIVE_SIZE: 3123 sel->r.top = 0; 3124 sel->r.left = 0; 3125 sel->r.width = OV64A40_NATIVE_WIDTH; 3126 sel->r.height = OV64A40_NATIVE_HEIGHT; 3127 3128 return 0; 3129 3130 case V4L2_SEL_TGT_CROP_DEFAULT: 3131 case V4L2_SEL_TGT_CROP_BOUNDS: 3132 sel->r.top = OV64A40_PIXEL_ARRAY_TOP; 3133 sel->r.left = OV64A40_PIXEL_ARRAY_LEFT; 3134 sel->r.width = OV64A40_PIXEL_ARRAY_WIDTH; 3135 sel->r.height = OV64A40_PIXEL_ARRAY_HEIGHT; 3136 3137 return 0; 3138 } 3139 3140 return -EINVAL; 3141 } 3142 3143 static int ov64a40_set_format(struct v4l2_subdev *sd, 3144 struct v4l2_subdev_state *state, 3145 struct v4l2_subdev_format *fmt) 3146 { 3147 struct ov64a40 *ov64a40 = sd_to_ov64a40(sd); 3148 struct v4l2_mbus_framefmt *format; 3149 struct ov64a40_mode *mode; 3150 3151 mode = v4l2_find_nearest_size(ov64a40_modes, 3152 ARRAY_SIZE(ov64a40_modes), 3153 width, height, 3154 fmt->format.width, fmt->format.height); 3155 3156 ov64a40_update_pad_fmt(ov64a40, mode, &fmt->format); 3157 3158 format = v4l2_subdev_state_get_format(state, 0); 3159 if (ov64a40->mode == mode && format->code == fmt->format.code) 3160 return 0; 3161 3162 if (fmt->which == V4L2_SUBDEV_FORMAT_ACTIVE) { 3163 const struct ov64a40_timings *timings; 3164 int vblank_max, vblank_def; 3165 int hblank_val; 3166 int exp_max; 3167 3168 ov64a40->mode = mode; 3169 *v4l2_subdev_state_get_crop(state, 0) = mode->analogue_crop; 3170 3171 /* Update control limits according to the new mode. */ 3172 timings = ov64a40_get_timings(ov64a40, 3173 ov64a40->link_freq->cur.val); 3174 vblank_max = OV64A40_VTS_MAX - mode->height; 3175 vblank_def = timings->vts - mode->height; 3176 __v4l2_ctrl_modify_range(ov64a40->vblank, OV64A40_VBLANK_MIN, 3177 vblank_max, 1, vblank_def); 3178 __v4l2_ctrl_s_ctrl(ov64a40->vblank, vblank_def); 3179 3180 exp_max = timings->vts - OV64A40_EXPOSURE_MARGIN; 3181 __v4l2_ctrl_modify_range(ov64a40->exposure, 3182 OV64A40_EXPOSURE_MIN, exp_max, 3183 1, OV64A40_EXPOSURE_MIN); 3184 3185 hblank_val = timings->ppl * 4 - mode->width; 3186 __v4l2_ctrl_modify_range(ov64a40->hblank, 3187 hblank_val, hblank_val, 1, hblank_val); 3188 } 3189 3190 *format = fmt->format; 3191 3192 return 0; 3193 } 3194 3195 static const struct v4l2_subdev_pad_ops ov64a40_pad_ops = { 3196 .enum_mbus_code = ov64a40_enum_mbus_code, 3197 .enum_frame_size = ov64a40_enum_frame_size, 3198 .get_fmt = v4l2_subdev_get_fmt, 3199 .set_fmt = ov64a40_set_format, 3200 .get_selection = ov64a40_get_selection, 3201 }; 3202 3203 static const struct v4l2_subdev_core_ops ov64a40_core_ops = { 3204 .subscribe_event = v4l2_ctrl_subdev_subscribe_event, 3205 .unsubscribe_event = v4l2_event_subdev_unsubscribe, 3206 }; 3207 3208 static const struct v4l2_subdev_ops ov64a40_subdev_ops = { 3209 .core = &ov64a40_core_ops, 3210 .video = &ov64a40_video_ops, 3211 .pad = &ov64a40_pad_ops, 3212 }; 3213 3214 static const struct v4l2_subdev_internal_ops ov64a40_internal_ops = { 3215 .init_state = ov64a40_init_state, 3216 }; 3217 3218 static int ov64a40_power_on(struct device *dev) 3219 { 3220 struct v4l2_subdev *sd = dev_get_drvdata(dev); 3221 struct ov64a40 *ov64a40 = sd_to_ov64a40(sd); 3222 int ret; 3223 3224 ret = clk_prepare_enable(ov64a40->xclk); 3225 if (ret) 3226 return ret; 3227 3228 ret = regulator_bulk_enable(ARRAY_SIZE(ov64a40_supply_names), 3229 ov64a40->supplies); 3230 if (ret) { 3231 clk_disable_unprepare(ov64a40->xclk); 3232 dev_err(dev, "Failed to enable regulators: %d\n", ret); 3233 return ret; 3234 } 3235 3236 gpiod_set_value_cansleep(ov64a40->reset_gpio, 0); 3237 3238 fsleep(5000); 3239 3240 return 0; 3241 } 3242 3243 static int ov64a40_power_off(struct device *dev) 3244 { 3245 struct v4l2_subdev *sd = dev_get_drvdata(dev); 3246 struct ov64a40 *ov64a40 = sd_to_ov64a40(sd); 3247 3248 gpiod_set_value_cansleep(ov64a40->reset_gpio, 1); 3249 regulator_bulk_disable(ARRAY_SIZE(ov64a40_supply_names), 3250 ov64a40->supplies); 3251 clk_disable_unprepare(ov64a40->xclk); 3252 3253 return 0; 3254 } 3255 3256 static int ov64a40_link_freq_config(struct ov64a40 *ov64a40, int link_freq_id) 3257 { 3258 s64 link_frequency; 3259 int ret = 0; 3260 3261 /* Default 456MHz with 24MHz input clock. */ 3262 cci_multi_reg_write(ov64a40->cci, ov64a40_pll_config, 3263 ARRAY_SIZE(ov64a40_pll_config), &ret); 3264 3265 /* Decrease the PLL1 multiplier to obtain 360MHz mipi link frequency. */ 3266 link_frequency = ov64a40->link_frequencies[link_freq_id]; 3267 if (link_frequency == OV64A40_LINK_FREQ_360M) 3268 cci_write(ov64a40->cci, OV64A40_PLL1_MULTIPLIER, 0x0078, &ret); 3269 3270 return ret; 3271 } 3272 3273 static int ov64a40_set_ctrl(struct v4l2_ctrl *ctrl) 3274 { 3275 struct ov64a40 *ov64a40 = container_of(ctrl->handler, struct ov64a40, 3276 ctrl_handler); 3277 int pm_status; 3278 int ret = 0; 3279 3280 if (ctrl->id == V4L2_CID_VBLANK) { 3281 int exp_max = ov64a40->mode->height + ctrl->val 3282 - OV64A40_EXPOSURE_MARGIN; 3283 int exp_val = min(ov64a40->exposure->cur.val, exp_max); 3284 3285 __v4l2_ctrl_modify_range(ov64a40->exposure, 3286 ov64a40->exposure->minimum, 3287 exp_max, 1, exp_val); 3288 } 3289 3290 pm_status = pm_runtime_get_if_active(ov64a40->dev, true); 3291 if (!pm_status) 3292 return 0; 3293 3294 switch (ctrl->id) { 3295 case V4L2_CID_EXPOSURE: 3296 ret = cci_write(ov64a40->cci, OV64A40_REG_MEC_LONG_EXPO, 3297 ctrl->val, NULL); 3298 break; 3299 case V4L2_CID_ANALOGUE_GAIN: 3300 ret = cci_write(ov64a40->cci, OV64A40_REG_MEC_LONG_GAIN, 3301 ctrl->val << 1, NULL); 3302 break; 3303 case V4L2_CID_VBLANK: { 3304 int vts = ctrl->val + ov64a40->mode->height; 3305 3306 cci_write(ov64a40->cci, OV64A40_REG_TIMINGS_VTS_LOW, vts, &ret); 3307 cci_write(ov64a40->cci, OV64A40_REG_TIMINGS_VTS_MID, 3308 (vts >> 8), &ret); 3309 cci_write(ov64a40->cci, OV64A40_REG_TIMINGS_VTS_HIGH, 3310 (vts >> 16), &ret); 3311 break; 3312 } 3313 case V4L2_CID_VFLIP: 3314 ret = cci_update_bits(ov64a40->cci, OV64A40_REG_TIMING_CTRL_20, 3315 OV64A40_TIMING_CTRL_20_VFLIP, 3316 ctrl->val << 2, 3317 NULL); 3318 break; 3319 case V4L2_CID_HFLIP: 3320 ret = cci_update_bits(ov64a40->cci, OV64A40_REG_TIMING_CTRL_21, 3321 OV64A40_TIMING_CTRL_21_HFLIP, 3322 ctrl->val ? 0 3323 : OV64A40_TIMING_CTRL_21_HFLIP, 3324 NULL); 3325 break; 3326 case V4L2_CID_TEST_PATTERN: 3327 ret = cci_write(ov64a40->cci, OV64A40_REG_TEST_PATTERN, 3328 ov64a40_test_pattern_val[ctrl->val], NULL); 3329 break; 3330 case V4L2_CID_LINK_FREQ: 3331 ret = ov64a40_link_freq_config(ov64a40, ctrl->val); 3332 break; 3333 default: 3334 dev_err(ov64a40->dev, "Unhandled control: %#x\n", ctrl->id); 3335 ret = -EINVAL; 3336 break; 3337 } 3338 3339 if (pm_status > 0) { 3340 pm_runtime_mark_last_busy(ov64a40->dev); 3341 pm_runtime_put_autosuspend(ov64a40->dev); 3342 } 3343 3344 return ret; 3345 } 3346 3347 static const struct v4l2_ctrl_ops ov64a40_ctrl_ops = { 3348 .s_ctrl = ov64a40_set_ctrl, 3349 }; 3350 3351 static int ov64a40_init_controls(struct ov64a40 *ov64a40) 3352 { 3353 int exp_max, hblank_val, vblank_max, vblank_def; 3354 struct v4l2_ctrl_handler *hdlr = &ov64a40->ctrl_handler; 3355 struct v4l2_fwnode_device_properties props; 3356 const struct ov64a40_timings *timings; 3357 int ret; 3358 3359 ret = v4l2_ctrl_handler_init(hdlr, 11); 3360 if (ret) 3361 return ret; 3362 3363 v4l2_ctrl_new_std(hdlr, &ov64a40_ctrl_ops, V4L2_CID_PIXEL_RATE, 3364 OV64A40_PIXEL_RATE, OV64A40_PIXEL_RATE, 1, 3365 OV64A40_PIXEL_RATE); 3366 3367 ov64a40->link_freq = 3368 v4l2_ctrl_new_int_menu(hdlr, &ov64a40_ctrl_ops, 3369 V4L2_CID_LINK_FREQ, 3370 ov64a40->num_link_frequencies - 1, 3371 0, ov64a40->link_frequencies); 3372 3373 v4l2_ctrl_new_std_menu_items(hdlr, &ov64a40_ctrl_ops, 3374 V4L2_CID_TEST_PATTERN, 3375 ARRAY_SIZE(ov64a40_test_pattern_menu) - 1, 3376 0, 0, ov64a40_test_pattern_menu); 3377 3378 timings = ov64a40_get_timings(ov64a40, 0); 3379 exp_max = timings->vts - OV64A40_EXPOSURE_MARGIN; 3380 ov64a40->exposure = v4l2_ctrl_new_std(hdlr, &ov64a40_ctrl_ops, 3381 V4L2_CID_EXPOSURE, 3382 OV64A40_EXPOSURE_MIN, exp_max, 1, 3383 OV64A40_EXPOSURE_MIN); 3384 3385 hblank_val = timings->ppl * 4 - ov64a40->mode->width; 3386 ov64a40->hblank = v4l2_ctrl_new_std(hdlr, &ov64a40_ctrl_ops, 3387 V4L2_CID_HBLANK, hblank_val, 3388 hblank_val, 1, hblank_val); 3389 if (ov64a40->hblank) 3390 ov64a40->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY; 3391 3392 vblank_def = timings->vts - ov64a40->mode->height; 3393 vblank_max = OV64A40_VTS_MAX - ov64a40->mode->height; 3394 ov64a40->vblank = v4l2_ctrl_new_std(hdlr, &ov64a40_ctrl_ops, 3395 V4L2_CID_VBLANK, OV64A40_VBLANK_MIN, 3396 vblank_max, 1, vblank_def); 3397 3398 v4l2_ctrl_new_std(hdlr, &ov64a40_ctrl_ops, V4L2_CID_ANALOGUE_GAIN, 3399 OV64A40_ANA_GAIN_MIN, OV64A40_ANA_GAIN_MAX, 1, 3400 OV64A40_ANA_GAIN_DEFAULT); 3401 3402 ov64a40->hflip = v4l2_ctrl_new_std(hdlr, &ov64a40_ctrl_ops, 3403 V4L2_CID_HFLIP, 0, 1, 1, 0); 3404 if (ov64a40->hflip) 3405 ov64a40->hflip->flags |= V4L2_CTRL_FLAG_MODIFY_LAYOUT; 3406 3407 ov64a40->vflip = v4l2_ctrl_new_std(hdlr, &ov64a40_ctrl_ops, 3408 V4L2_CID_VFLIP, 0, 1, 1, 0); 3409 if (ov64a40->vflip) 3410 ov64a40->vflip->flags |= V4L2_CTRL_FLAG_MODIFY_LAYOUT; 3411 3412 if (hdlr->error) { 3413 ret = hdlr->error; 3414 dev_err(ov64a40->dev, "control init failed: %d\n", ret); 3415 goto error_free_hdlr; 3416 } 3417 3418 ret = v4l2_fwnode_device_parse(ov64a40->dev, &props); 3419 if (ret) 3420 goto error_free_hdlr; 3421 3422 ret = v4l2_ctrl_new_fwnode_properties(hdlr, &ov64a40_ctrl_ops, 3423 &props); 3424 if (ret) 3425 goto error_free_hdlr; 3426 3427 ov64a40->sd.ctrl_handler = hdlr; 3428 3429 return 0; 3430 3431 error_free_hdlr: 3432 v4l2_ctrl_handler_free(hdlr); 3433 return ret; 3434 } 3435 3436 static int ov64a40_identify(struct ov64a40 *ov64a40) 3437 { 3438 int ret; 3439 u64 id; 3440 3441 ret = cci_read(ov64a40->cci, OV64A40_REG_CHIP_ID, &id, NULL); 3442 if (ret) { 3443 dev_err(ov64a40->dev, "Failed to read chip id: %d\n", ret); 3444 return ret; 3445 } 3446 3447 if (id != OV64A40_CHIP_ID) { 3448 dev_err(ov64a40->dev, "chip id mismatch: %#llx\n", id); 3449 return -ENODEV; 3450 } 3451 3452 dev_dbg(ov64a40->dev, "OV64A40 chip identified: %#llx\n", id); 3453 3454 return 0; 3455 } 3456 3457 static int ov64a40_parse_dt(struct ov64a40 *ov64a40) 3458 { 3459 struct v4l2_fwnode_endpoint v4l2_fwnode = { 3460 .bus_type = V4L2_MBUS_CSI2_DPHY 3461 }; 3462 struct fwnode_handle *endpoint; 3463 unsigned int i; 3464 int ret; 3465 3466 endpoint = fwnode_graph_get_next_endpoint(dev_fwnode(ov64a40->dev), 3467 NULL); 3468 if (!endpoint) { 3469 dev_err(ov64a40->dev, "Failed to find endpoint\n"); 3470 return -EINVAL; 3471 } 3472 3473 ret = v4l2_fwnode_endpoint_alloc_parse(endpoint, &v4l2_fwnode); 3474 fwnode_handle_put(endpoint); 3475 if (ret) { 3476 dev_err(ov64a40->dev, "Failed to parse endpoint\n"); 3477 return ret; 3478 } 3479 3480 if (v4l2_fwnode.bus.mipi_csi2.num_data_lanes != 2) { 3481 dev_err(ov64a40->dev, "Unsupported number of data lanes: %u\n", 3482 v4l2_fwnode.bus.mipi_csi2.num_data_lanes); 3483 v4l2_fwnode_endpoint_free(&v4l2_fwnode); 3484 return -EINVAL; 3485 } 3486 3487 if (!v4l2_fwnode.nr_of_link_frequencies) { 3488 dev_warn(ov64a40->dev, "no link frequencies defined\n"); 3489 v4l2_fwnode_endpoint_free(&v4l2_fwnode); 3490 return -EINVAL; 3491 } 3492 3493 if (v4l2_fwnode.nr_of_link_frequencies > 2) { 3494 dev_warn(ov64a40->dev, 3495 "Unsupported number of link frequencies\n"); 3496 v4l2_fwnode_endpoint_free(&v4l2_fwnode); 3497 return -EINVAL; 3498 } 3499 3500 ov64a40->link_frequencies = 3501 devm_kcalloc(ov64a40->dev, v4l2_fwnode.nr_of_link_frequencies, 3502 sizeof(v4l2_fwnode.link_frequencies[0]), 3503 GFP_KERNEL); 3504 if (!ov64a40->link_frequencies) { 3505 v4l2_fwnode_endpoint_free(&v4l2_fwnode); 3506 return -ENOMEM; 3507 } 3508 ov64a40->num_link_frequencies = v4l2_fwnode.nr_of_link_frequencies; 3509 3510 for (i = 0; i < v4l2_fwnode.nr_of_link_frequencies; ++i) { 3511 if (v4l2_fwnode.link_frequencies[i] != OV64A40_LINK_FREQ_360M && 3512 v4l2_fwnode.link_frequencies[i] != OV64A40_LINK_FREQ_456M) { 3513 dev_err(ov64a40->dev, 3514 "Unsupported link frequency %lld\n", 3515 v4l2_fwnode.link_frequencies[i]); 3516 v4l2_fwnode_endpoint_free(&v4l2_fwnode); 3517 return -EINVAL; 3518 } 3519 3520 ov64a40->link_frequencies[i] = v4l2_fwnode.link_frequencies[i]; 3521 } 3522 3523 v4l2_fwnode_endpoint_free(&v4l2_fwnode); 3524 3525 return 0; 3526 } 3527 3528 static int ov64a40_get_regulators(struct ov64a40 *ov64a40) 3529 { 3530 struct i2c_client *client = v4l2_get_subdevdata(&ov64a40->sd); 3531 unsigned int i; 3532 3533 for (i = 0; i < ARRAY_SIZE(ov64a40_supply_names); i++) 3534 ov64a40->supplies[i].supply = ov64a40_supply_names[i]; 3535 3536 return devm_regulator_bulk_get(&client->dev, 3537 ARRAY_SIZE(ov64a40_supply_names), 3538 ov64a40->supplies); 3539 } 3540 3541 static int ov64a40_probe(struct i2c_client *client) 3542 { 3543 struct ov64a40 *ov64a40; 3544 u32 xclk_freq; 3545 int ret; 3546 3547 ov64a40 = devm_kzalloc(&client->dev, sizeof(*ov64a40), GFP_KERNEL); 3548 if (!ov64a40) 3549 return -ENOMEM; 3550 3551 ov64a40->dev = &client->dev; 3552 v4l2_i2c_subdev_init(&ov64a40->sd, client, &ov64a40_subdev_ops); 3553 3554 ov64a40->cci = devm_cci_regmap_init_i2c(client, 16); 3555 if (IS_ERR(ov64a40->cci)) { 3556 dev_err(&client->dev, "Failed to initialize CCI\n"); 3557 return PTR_ERR(ov64a40->cci); 3558 } 3559 3560 ov64a40->xclk = devm_clk_get(&client->dev, NULL); 3561 if (IS_ERR(ov64a40->xclk)) 3562 return dev_err_probe(&client->dev, PTR_ERR(ov64a40->xclk), 3563 "Failed to get clock\n"); 3564 3565 xclk_freq = clk_get_rate(ov64a40->xclk); 3566 if (xclk_freq != OV64A40_XCLK_FREQ) { 3567 dev_err(&client->dev, "Unsupported xclk frequency %u\n", 3568 xclk_freq); 3569 return -EINVAL; 3570 } 3571 3572 ret = ov64a40_get_regulators(ov64a40); 3573 if (ret) 3574 return ret; 3575 3576 ov64a40->reset_gpio = devm_gpiod_get_optional(&client->dev, "reset", 3577 GPIOD_OUT_LOW); 3578 if (IS_ERR(ov64a40->reset_gpio)) 3579 return dev_err_probe(&client->dev, PTR_ERR(ov64a40->reset_gpio), 3580 "Failed to get reset gpio\n"); 3581 3582 ret = ov64a40_parse_dt(ov64a40); 3583 if (ret) 3584 return ret; 3585 3586 ret = ov64a40_power_on(&client->dev); 3587 if (ret) 3588 return ret; 3589 3590 ret = ov64a40_identify(ov64a40); 3591 if (ret) 3592 goto error_poweroff; 3593 3594 ov64a40->mode = &ov64a40_modes[0]; 3595 3596 pm_runtime_set_active(&client->dev); 3597 pm_runtime_get_noresume(&client->dev); 3598 pm_runtime_enable(&client->dev); 3599 pm_runtime_set_autosuspend_delay(&client->dev, 1000); 3600 pm_runtime_use_autosuspend(&client->dev); 3601 3602 ret = ov64a40_init_controls(ov64a40); 3603 if (ret) 3604 goto error_poweroff; 3605 3606 /* Initialize subdev */ 3607 ov64a40->sd.internal_ops = &ov64a40_internal_ops; 3608 ov64a40->sd.flags = V4L2_SUBDEV_FL_HAS_DEVNODE 3609 | V4L2_SUBDEV_FL_HAS_EVENTS; 3610 ov64a40->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR; 3611 3612 ov64a40->pad.flags = MEDIA_PAD_FL_SOURCE; 3613 ret = media_entity_pads_init(&ov64a40->sd.entity, 1, &ov64a40->pad); 3614 if (ret) { 3615 dev_err(&client->dev, "failed to init entity pads: %d\n", ret); 3616 goto error_handler_free; 3617 } 3618 3619 ov64a40->sd.state_lock = ov64a40->ctrl_handler.lock; 3620 ret = v4l2_subdev_init_finalize(&ov64a40->sd); 3621 if (ret < 0) { 3622 dev_err(&client->dev, "subdev init error: %d\n", ret); 3623 goto error_media_entity; 3624 } 3625 3626 ret = v4l2_async_register_subdev_sensor(&ov64a40->sd); 3627 if (ret < 0) { 3628 dev_err(&client->dev, 3629 "failed to register sensor sub-device: %d\n", ret); 3630 goto error_subdev_cleanup; 3631 } 3632 3633 pm_runtime_mark_last_busy(&client->dev); 3634 pm_runtime_put_autosuspend(&client->dev); 3635 3636 return 0; 3637 3638 error_subdev_cleanup: 3639 v4l2_subdev_cleanup(&ov64a40->sd); 3640 error_media_entity: 3641 media_entity_cleanup(&ov64a40->sd.entity); 3642 error_handler_free: 3643 v4l2_ctrl_handler_free(ov64a40->sd.ctrl_handler); 3644 error_poweroff: 3645 ov64a40_power_off(&client->dev); 3646 pm_runtime_set_suspended(&client->dev); 3647 3648 return ret; 3649 } 3650 3651 static void ov64a40_remove(struct i2c_client *client) 3652 { 3653 struct v4l2_subdev *sd = i2c_get_clientdata(client); 3654 3655 v4l2_async_unregister_subdev(sd); 3656 v4l2_subdev_cleanup(sd); 3657 media_entity_cleanup(&sd->entity); 3658 v4l2_ctrl_handler_free(sd->ctrl_handler); 3659 3660 pm_runtime_disable(&client->dev); 3661 if (!pm_runtime_status_suspended(&client->dev)) 3662 ov64a40_power_off(&client->dev); 3663 pm_runtime_set_suspended(&client->dev); 3664 } 3665 3666 static const struct of_device_id ov64a40_of_ids[] = { 3667 { .compatible = "ovti,ov64a40" }, 3668 { /* sentinel */ } 3669 }; 3670 MODULE_DEVICE_TABLE(of, ov64a40_of_ids); 3671 3672 static const struct dev_pm_ops ov64a40_pm_ops = { 3673 SET_RUNTIME_PM_OPS(ov64a40_power_off, ov64a40_power_on, NULL) 3674 }; 3675 3676 static struct i2c_driver ov64a40_i2c_driver = { 3677 .driver = { 3678 .name = "ov64a40", 3679 .of_match_table = ov64a40_of_ids, 3680 .pm = &ov64a40_pm_ops, 3681 }, 3682 .probe = ov64a40_probe, 3683 .remove = ov64a40_remove, 3684 }; 3685 3686 module_i2c_driver(ov64a40_i2c_driver); 3687 3688 MODULE_AUTHOR("Jacopo Mondi <jacopo.mondi@ideasonboard.com>"); 3689 MODULE_DESCRIPTION("OmniVision OV64A40 sensor driver"); 3690 MODULE_LICENSE("GPL"); 3691