1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
2 /* Copyright(c) 2018-2019  Realtek Corporation
3  */
4 
5 #ifndef __RTW8822C_H__
6 #define __RTW8822C_H__
7 
8 #include <asm/byteorder.h>
9 
10 struct rtw8822cu_efuse {
11 	u8 res0[0x30];			/* 0x120 */
12 	u8 vid[2];			/* 0x150 */
13 	u8 pid[2];
14 	u8 res1[3];
15 	u8 mac_addr[ETH_ALEN];		/* 0x157 */
16 	u8 res2[0x3d];
17 };
18 
19 struct rtw8822ce_efuse {
20 	u8 mac_addr[ETH_ALEN];		/* 0x120 */
21 	u8 vender_id[2];
22 	u8 device_id[2];
23 	u8 sub_vender_id[2];
24 	u8 sub_device_id[2];
25 	u8 pmc[2];
26 	u8 exp_device_cap[2];
27 	u8 msi_cap;
28 	u8 ltr_cap;			/* 0x133 */
29 	u8 exp_link_control[2];
30 	u8 link_cap[4];
31 	u8 link_control[2];
32 	u8 serial_number[8];
33 	u8 res0:2;			/* 0x144 */
34 	u8 ltr_en:1;
35 	u8 res1:2;
36 	u8 obff:2;
37 	u8 res2:3;
38 	u8 obff_cap:2;
39 	u8 res3:4;
40 	u8 class_code[3];
41 	u8 res4;
42 	u8 pci_pm_L1_2_supp:1;
43 	u8 pci_pm_L1_1_supp:1;
44 	u8 aspm_pm_L1_2_supp:1;
45 	u8 aspm_pm_L1_1_supp:1;
46 	u8 L1_pm_substates_supp:1;
47 	u8 res5:3;
48 	u8 port_common_mode_restore_time;
49 	u8 port_t_power_on_scale:2;
50 	u8 res6:1;
51 	u8 port_t_power_on_value:5;
52 	u8 res7;
53 };
54 
55 struct rtw8822c_efuse {
56 	__le16 rtl_id;
57 	u8 res0[0x0e];
58 
59 	/* power index for four RF paths */
60 	struct rtw_txpwr_idx txpwr_idx_table[4];
61 
62 	u8 channel_plan;		/* 0xb8 */
63 	u8 xtal_k;
64 	u8 res1;
65 	u8 iqk_lck;
66 	u8 res2[5];			/* 0xbc */
67 	u8 rf_board_option;
68 	u8 rf_feature_option;
69 	u8 rf_bt_setting;
70 	u8 eeprom_version;
71 	u8 eeprom_customer_id;
72 	u8 tx_bb_swing_setting_2g;
73 	u8 tx_bb_swing_setting_5g;
74 	u8 tx_pwr_calibrate_rate;
75 	u8 rf_antenna_option;		/* 0xc9 */
76 	u8 rfe_option;
77 	u8 country_code[2];
78 	u8 res3[3];
79 	u8 path_a_thermal;		/* 0xd0 */
80 	u8 path_b_thermal;
81 	u8 res4[2];
82 	u8 rx_gain_gap_2g_ofdm;
83 	u8 res5;
84 	u8 rx_gain_gap_2g_cck;
85 	u8 res6;
86 	u8 rx_gain_gap_5gl;
87 	u8 res7;
88 	u8 rx_gain_gap_5gm;
89 	u8 res8;
90 	u8 rx_gain_gap_5gh;
91 	u8 res9;
92 	u8 res10[0x42];
93 	union {
94 		struct rtw8822cu_efuse u;
95 		struct rtw8822ce_efuse e;
96 	};
97 };
98 
99 enum rtw8822c_dpk_agc_phase {
100 	RTW_DPK_GAIN_CHECK,
101 	RTW_DPK_GAIN_LARGE,
102 	RTW_DPK_GAIN_LESS,
103 	RTW_DPK_GL_LARGE,
104 	RTW_DPK_GL_LESS,
105 	RTW_DPK_LOSS_CHECK,
106 	RTW_DPK_AGC_OUT,
107 };
108 
109 enum rtw8822c_dpk_one_shot_action {
110 	RTW_DPK_CAL_PWR,
111 	RTW_DPK_GAIN_LOSS,
112 	RTW_DPK_DO_DPK,
113 	RTW_DPK_DPK_ON,
114 	RTW_DPK_DAGC,
115 	RTW_DPK_ACTION_MAX
116 };
117 
118 void rtw8822c_parse_tbl_dpk(struct rtw_dev *rtwdev,
119 			    const struct rtw_table *tbl);
120 
121 extern const struct rtw_chip_info rtw8822c_hw_spec;
122 
123 #define RTW_DECL_TABLE_DPK(name)			\
124 const struct rtw_table name ## _tbl = {			\
125 	.data = name,					\
126 	.size = ARRAY_SIZE(name),			\
127 	.parse = rtw8822c_parse_tbl_dpk,		\
128 }
129 
130 #define DACK_PATH_8822C		2
131 #define DACK_REG_8822C		16
132 #define DACK_RF_8822C		1
133 #define DACK_SN_8822C		100
134 
135 /* phy status page0 */
136 #define GET_PHY_STAT_P0_PWDB_A(phy_stat)                                       \
137 	le32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(15, 8))
138 #define GET_PHY_STAT_P0_PWDB_B(phy_stat)                                       \
139 	le32_get_bits(*((__le32 *)(phy_stat) + 0x04), GENMASK(7, 0))
140 #define GET_PHY_STAT_P0_GAIN_A(phy_stat)                                       \
141 	le32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(21, 16))
142 #define GET_PHY_STAT_P0_CHANNEL(phy_stat)				       \
143 	le32_get_bits(*((__le32 *)(phy_stat) + 0x01), GENMASK(23, 16))
144 #define GET_PHY_STAT_P0_GAIN_B(phy_stat)                                       \
145 	le32_get_bits(*((__le32 *)(phy_stat) + 0x04), GENMASK(29, 24))
146 
147 /* phy status page1 */
148 #define GET_PHY_STAT_P1_PWDB_A(phy_stat)                                       \
149 	le32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(15, 8))
150 #define GET_PHY_STAT_P1_PWDB_B(phy_stat)                                       \
151 	le32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(23, 16))
152 #define GET_PHY_STAT_P1_L_RXSC(phy_stat)                                       \
153 	le32_get_bits(*((__le32 *)(phy_stat) + 0x01), GENMASK(11, 8))
154 #define GET_PHY_STAT_P1_HT_RXSC(phy_stat)                                      \
155 	le32_get_bits(*((__le32 *)(phy_stat) + 0x01), GENMASK(15, 12))
156 #define GET_PHY_STAT_P1_CHANNEL(phy_stat)				       \
157 	le32_get_bits(*((__le32 *)(phy_stat) + 0x01), GENMASK(23, 16))
158 #define GET_PHY_STAT_P1_RXEVM_A(phy_stat)                                      \
159 	le32_get_bits(*((__le32 *)(phy_stat) + 0x04), GENMASK(7, 0))
160 #define GET_PHY_STAT_P1_RXEVM_B(phy_stat)                                      \
161 	le32_get_bits(*((__le32 *)(phy_stat) + 0x04), GENMASK(15, 8))
162 #define GET_PHY_STAT_P1_CFO_TAIL_A(phy_stat)                                 \
163 	le32_get_bits(*((__le32 *)(phy_stat) + 0x05), GENMASK(7, 0))
164 #define GET_PHY_STAT_P1_CFO_TAIL_B(phy_stat)                                 \
165 	le32_get_bits(*((__le32 *)(phy_stat) + 0x05), GENMASK(15, 8))
166 #define GET_PHY_STAT_P1_RXSNR_A(phy_stat)                                      \
167 	le32_get_bits(*((__le32 *)(phy_stat) + 0x06), GENMASK(7, 0))
168 #define GET_PHY_STAT_P1_RXSNR_B(phy_stat)                                      \
169 	le32_get_bits(*((__le32 *)(phy_stat) + 0x06), GENMASK(15, 8))
170 
171 #define RTW8822C_EDCCA_MAX	0x7f
172 #define REG_ANAPARLDO_POW_MAC	0x0029
173 #define BIT_LDOE25_PON		BIT(0)
174 #define XCAP_MASK		GENMASK(6, 0)
175 #define CFO_TRK_ENABLE_TH	20
176 #define CFO_TRK_STOP_TH		10
177 #define CFO_TRK_ADJ_TH		10
178 
179 #define REG_TXDFIR0		0x808
180 #define REG_DFIRBW		0x810
181 #define REG_ANTMAP0		0x820
182 #define BIT_ANT_PATH		GENMASK(1, 0)
183 #define REG_ANTMAP		0x824
184 #define REG_EDCCA_DECISION	0x844
185 #define BIT_EDCCA_OPTION	GENMASK(30, 29)
186 #define REG_DYMPRITH		0x86c
187 #define REG_DYMENTH0		0x870
188 #define REG_DYMENTH		0x874
189 #define REG_SBD			0x88c
190 #define BITS_SUBTUNE		GENMASK(15, 12)
191 #define REG_DYMTHMIN		0x8a4
192 
193 #define REG_TXBWCTL		0x9b0
194 #define REG_TXCLK		0x9b4
195 
196 #define REG_SCOTRK		0xc30
197 #define REG_MRCM		0xc38
198 #define REG_AGCSWSH		0xc44
199 #define REG_ANTWTPD		0xc54
200 #define REG_PT_CHSMO		0xcbc
201 #define BIT_PT_OPT		BIT(21)
202 
203 #define REG_ORITXCODE		0x1800
204 #define BIT_PATH_EN		BIT(31)
205 #define REG_3WIRE		0x180c
206 #define BIT_DIS_SHARERX_TXGAT	BIT(27)
207 #define BIT_3WIRE_TX_EN		BIT(0)
208 #define BIT_3WIRE_RX_EN		BIT(1)
209 #define BIT_3WIRE_EN		GENMASK(1, 0)
210 #define BIT_3WIRE_PI_ON		BIT(28)
211 #define REG_ANAPAR_A		0x1830
212 #define BIT_ANAPAR_UPDATE	BIT(29)
213 #define REG_RFTXEN_GCK_A	0x1864
214 #define BIT_RFTXEN_GCK_FORCE_ON	BIT(31)
215 #define REG_DIS_SHARE_RX_A	0x186c
216 #define BIT_TX_SCALE_0DB	BIT(7)
217 #define REG_RXAGCCTL0		0x18ac
218 #define BITS_RXAGC_CCK		GENMASK(15, 12)
219 #define BITS_RXAGC_OFDM		GENMASK(8, 4)
220 #define REG_DCKA_I_0		0x18bc
221 #define REG_DCKA_I_1		0x18c0
222 #define REG_DCKA_Q_0		0x18d8
223 #define REG_DCKA_Q_1		0x18dc
224 
225 #define REG_CCKSB		0x1a00
226 #define BIT_BBMODE		GENMASK(2, 1)
227 #define REG_RXCCKSEL		0x1a04
228 #define REG_BGCTRL		0x1a14
229 #define BITS_RX_IQ_WEIGHT	(BIT(8) | BIT(9))
230 #define REG_TXF0		0x1a20
231 #define REG_TXF1		0x1a24
232 #define REG_TXF2		0x1a28
233 #define REG_CCANRX		0x1a2c
234 #define BIT_CCK_FA_RST		(BIT(14) | BIT(15))
235 #define BIT_OFDM_FA_RST		(BIT(12) | BIT(13))
236 #define REG_CCK_FACNT		0x1a5c
237 #define REG_CCKTXONLY		0x1a80
238 #define BIT_BB_CCK_CHECK_EN	BIT(18)
239 #define REG_TXF3		0x1a98
240 #define REG_TXF4		0x1a9c
241 #define REG_TXF5		0x1aa0
242 #define REG_TXF6		0x1aac
243 #define REG_TXF7		0x1ab0
244 #define REG_CCK_SOURCE		0x1abc
245 #define BIT_NBI_EN		BIT(30)
246 
247 #define REG_NCTL0		0x1b00
248 #define BIT_SEL_PATH		GENMASK(2, 1)
249 #define BIT_SUBPAGE		GENMASK(3, 0)
250 #define REG_DPD_CTL0_S0		0x1b04
251 #define BIT_GS_PWSF		GENMASK(27, 0)
252 #define REG_DPD_CTL1_S0		0x1b08
253 #define BIT_DPD_EN		BIT(31)
254 #define BIT_PS_EN		BIT(7)
255 #define REG_IQKSTAT		0x1b10
256 #define REG_IQK_CTL1		0x1b20
257 #define BIT_TX_CFIR		GENMASK(31, 30)
258 #define BIT_CFIR_EN		GENMASK(26, 24)
259 #define BIT_BYPASS_DPD		BIT(25)
260 
261 #define REG_TX_TONE_IDX		0x1b2c
262 #define REG_DPD_LUT0		0x1b44
263 #define BIT_GLOSS_DB		GENMASK(14, 12)
264 #define REG_DPD_CTL0_S1		0x1b5c
265 #define REG_DPD_CTL1_S1		0x1b60
266 #define REG_DPD_AGC		0x1b67
267 #define REG_TABLE_SEL		0x1b98
268 #define BIT_I_GAIN		GENMASK(19, 16)
269 #define BIT_GAIN_RST		BIT(15)
270 #define BIT_Q_GAIN_SEL		GENMASK(14, 12)
271 #define BIT_Q_GAIN		GENMASK(11, 0)
272 #define REG_TX_GAIN_SET		0x1b9c
273 #define BIT_GAPK_RPT_IDX	GENMASK(11, 8)
274 #define REG_DPD_CTL0		0x1bb4
275 #define REG_SINGLE_TONE_SW	0x1bb8
276 #define BIT_IRQ_TEST_MODE	BIT(20)
277 #define REG_R_CONFIG		0x1bcc
278 #define BIT_INNER_LB		BIT(21)
279 #define BIT_IQ_SWITCH		GENMASK(5, 0)
280 #define BIT_2G_SWING		0x2d
281 #define BIT_5G_SWING		0x36
282 #define REG_RXSRAM_CTL		0x1bd4
283 #define BIT_RPT_EN		BIT(21)
284 #define BIT_RPT_SEL		GENMASK(20, 16)
285 #define BIT_DPD_CLK		GENMASK(7, 4)
286 #define REG_DPD_CTL11		0x1be4
287 #define REG_DPD_CTL12		0x1be8
288 #define REG_DPD_CTL15		0x1bf4
289 #define REG_DPD_CTL16		0x1bf8
290 #define REG_STAT_RPT		0x1bfc
291 #define BIT_RPT_DGAIN		GENMASK(27, 16)
292 #define BIT_GAPK_RPT0		GENMASK(3, 0)
293 #define BIT_GAPK_RPT1		GENMASK(7, 4)
294 #define BIT_GAPK_RPT2		GENMASK(11, 8)
295 #define BIT_GAPK_RPT3		GENMASK(15, 12)
296 #define BIT_GAPK_RPT4		GENMASK(19, 16)
297 #define BIT_GAPK_RPT5		GENMASK(23, 20)
298 #define BIT_GAPK_RPT6		GENMASK(27, 24)
299 #define BIT_GAPK_RPT7		GENMASK(31, 28)
300 
301 #define REG_TXANT		0x1c28
302 #define REG_IQK_CTRL		0x1c38
303 #define REG_ENCCK		0x1c3c
304 #define BIT_CCK_BLK_EN		BIT(1)
305 #define BIT_CCK_OFDM_BLK_EN	(BIT(0) | BIT(1))
306 #define REG_CCAMSK		0x1c80
307 #define REG_RSTB		0x1c90
308 #define BIT_RSTB_3WIRE		BIT(8)
309 #define REG_CH_DELAY_EXTR2	0x1cd0
310 #define BIT_TST_IQK2SET_SRC	BIT(31)
311 #define BIT_EN_IOQ_IQK_DPK	BIT(30)
312 #define BIT_IQK_DPK_RESET_SRC	BIT(29)
313 #define BIT_IQK_DPK_CLOCK_SRC	BIT(28)
314 
315 #define REG_RX_BREAK		0x1d2c
316 #define BIT_COM_RX_GCK_EN	BIT(31)
317 #define REG_RXFNCTL		0x1d30
318 #define REG_CCA_OFF		0x1d58
319 #define BIT_CCA_ON_BY_PW	GENMASK(11, 3)
320 #define REG_RXIGI		0x1d70
321 
322 #define REG_ENFN		0x1e24
323 #define BIT_IQK_DPK_EN		BIT(17)
324 #define REG_TXANTSEG		0x1e28
325 #define BIT_ANTSEG		GENMASK(3, 0)
326 #define REG_TXLGMAP		0x1e2c
327 #define REG_CCKPATH		0x1e5c
328 #define REG_TX_FIFO		0x1e70
329 #define BIT_STOP_TX		GENMASK(3, 0)
330 #define REG_CNT_CTRL		0x1eb4
331 #define BIT_ALL_CNT_RST		BIT(25)
332 
333 #define REG_OFDM_FACNT		0x2d00
334 #define REG_OFDM_FACNT1		0x2d04
335 #define REG_OFDM_FACNT2		0x2d08
336 #define REG_OFDM_FACNT3		0x2d0c
337 #define REG_OFDM_FACNT4		0x2d10
338 #define REG_OFDM_FACNT5		0x2d20
339 #define REG_RPT_CIP		0x2d9c
340 #define BIT_RPT_CIP_STATUS	GENMASK(7, 0)
341 #define REG_OFDM_TXCNT		0x2de0
342 
343 #define REG_ORITXCODE2		0x4100
344 #define REG_3WIRE2		0x410c
345 #define REG_ANAPAR_B		0x4130
346 #define REG_RFTXEN_GCK_B	0x4164
347 #define REG_DIS_SHARE_RX_B	0x416c
348 #define BIT_EXT_TIA_BW		BIT(1)
349 #define REG_RXAGCCTL		0x41ac
350 #define REG_DCKB_I_0		0x41bc
351 #define REG_DCKB_I_1		0x41c0
352 #define REG_DCKB_Q_0		0x41d8
353 #define REG_DCKB_Q_1		0x41dc
354 
355 #define RF_MODE_TRXAGC		0x00
356 #define BIT_RF_MODE		GENMASK(19, 16)
357 #define BIT_RXAGC		GENMASK(9, 5)
358 #define BIT_TXAGC		GENMASK(4, 0)
359 #define RF_RXAGC_OFFSET		0x19
360 #define RF_BW_TRXBB		0x1a
361 #define BIT_TX_CCK_IND		BIT(16)
362 #define BIT_BW_TXBB		GENMASK(14, 12)
363 #define BIT_BW_RXBB		GENMASK(11, 10)
364 #define BIT_DBG_CCK_CCA		BIT(1)
365 #define RF_TX_GAIN_OFFSET	0x55
366 #define BIT_BB_GAIN		GENMASK(18, 14)
367 #define BIT_RF_GAIN		GENMASK(4, 2)
368 #define RF_TX_GAIN		0x56
369 #define BIT_GAIN_TXBB		GENMASK(4, 0)
370 #define RF_IDAC			0x58
371 #define BIT_TX_MODE		GENMASK(19, 8)
372 #define RF_TX_RESULT		0x5f
373 #define BIT_GAIN_TX_PAD_H	GENMASK(11, 8)
374 #define BIT_GAIN_TX_PAD_L	GENMASK(7, 4)
375 #define RF_PA			0x60
376 #define RF_PABIAS_2G_MASK	GENMASK(15, 12)
377 #define RF_PABIAS_5G_MASK	GENMASK(19, 16)
378 #define RF_TXA_LB_SW		0x63
379 #define BIT_TXA_LB_ATT		GENMASK(15, 14)
380 #define BIT_LB_SW		GENMASK(13, 12)
381 #define BIT_LB_ATT		GENMASK(4, 2)
382 #define RF_RXG_GAIN		0x87
383 #define BIT_RXG_GAIN		BIT(18)
384 #define RF_RXA_MIX_GAIN		0x8a
385 #define BIT_RXA_MIX_GAIN	GENMASK(4, 3)
386 #define RF_EXT_TIA_BW		0x8f
387 #define BIT_PW_EXT_TIA		BIT(1)
388 #define RF_DIS_BYPASS_TXBB	0x9e
389 #define BIT_TXBB		BIT(10)
390 #define BIT_TIA_BYPASS		BIT(5)
391 #define RF_DEBUG		0xde
392 #define BIT_DE_PWR_TRIM		BIT(19)
393 #define BIT_DE_TX_GAIN		BIT(16)
394 #define BIT_DE_TRXBW		BIT(2)
395 
396 #define PPG_THERMAL_B		0x1b0
397 #define RF_THEMAL_MASK		GENMASK(19, 16)
398 #define PPG_2GH_TXAB		0x1d2
399 #define PPG_2G_A_MASK		GENMASK(3, 0)
400 #define PPG_2G_B_MASK		GENMASK(7, 4)
401 #define PPG_2GL_TXAB		0x1d4
402 #define PPG_PABIAS_2GB		0x1d5
403 #define PPG_PABIAS_2GA		0x1d6
404 #define PPG_PABIAS_MASK		GENMASK(3, 0)
405 #define PPG_PABIAS_5GB		0x1d7
406 #define PPG_PABIAS_5GA		0x1d8
407 #define PPG_5G_MASK		GENMASK(4, 0)
408 #define PPG_5GH1_TXB		0x1db
409 #define PPG_5GH1_TXA		0x1dc
410 #define PPG_5GM2_TXB		0x1df
411 #define PPG_5GM2_TXA		0x1e0
412 #define PPG_5GM1_TXB		0x1e3
413 #define PPG_5GM1_TXA		0x1e4
414 #define PPG_5GL2_TXB		0x1e7
415 #define PPG_5GL2_TXA		0x1e8
416 #define PPG_5GL1_TXB		0x1eb
417 #define PPG_5GL1_TXA		0x1ec
418 #define PPG_2GM_TXAB		0x1ee
419 #define PPG_THERMAL_A		0x1ef
420 #endif
421