1*1a59d1b8SThomas Gleixner /* SPDX-License-Identifier: GPL-2.0-or-later */ 21da177e4SLinus Torvalds #ifndef __SOUND_CS8427_H 31da177e4SLinus Torvalds #define __SOUND_CS8427_H 41da177e4SLinus Torvalds 51da177e4SLinus Torvalds /* 61da177e4SLinus Torvalds * Routines for Cirrus Logic CS8427 7c1017a4cSJaroslav Kysela * Copyright (c) by Jaroslav Kysela <perex@perex.cz>, 81da177e4SLinus Torvalds */ 91da177e4SLinus Torvalds 101da177e4SLinus Torvalds #include <sound/i2c.h> 111da177e4SLinus Torvalds 121da177e4SLinus Torvalds #define CS8427_BASE_ADDR 0x10 /* base I2C address */ 131da177e4SLinus Torvalds 141da177e4SLinus Torvalds #define CS8427_REG_AUTOINC 0x80 /* flag - autoincrement */ 151da177e4SLinus Torvalds #define CS8427_REG_CONTROL1 0x01 161da177e4SLinus Torvalds #define CS8427_REG_CONTROL2 0x02 171da177e4SLinus Torvalds #define CS8427_REG_DATAFLOW 0x03 181da177e4SLinus Torvalds #define CS8427_REG_CLOCKSOURCE 0x04 191da177e4SLinus Torvalds #define CS8427_REG_SERIALINPUT 0x05 201da177e4SLinus Torvalds #define CS8427_REG_SERIALOUTPUT 0x06 211da177e4SLinus Torvalds #define CS8427_REG_INT1STATUS 0x07 221da177e4SLinus Torvalds #define CS8427_REG_INT2STATUS 0x08 231da177e4SLinus Torvalds #define CS8427_REG_INT1MASK 0x09 241da177e4SLinus Torvalds #define CS8427_REG_INT1MODEMSB 0x0a 251da177e4SLinus Torvalds #define CS8427_REG_INT1MODELSB 0x0b 261da177e4SLinus Torvalds #define CS8427_REG_INT2MASK 0x0c 271da177e4SLinus Torvalds #define CS8427_REG_INT2MODEMSB 0x0d 281da177e4SLinus Torvalds #define CS8427_REG_INT2MODELSB 0x0e 291da177e4SLinus Torvalds #define CS8427_REG_RECVCSDATA 0x0f 301da177e4SLinus Torvalds #define CS8427_REG_RECVERRORS 0x10 311da177e4SLinus Torvalds #define CS8427_REG_RECVERRMASK 0x11 321da177e4SLinus Torvalds #define CS8427_REG_CSDATABUF 0x12 331da177e4SLinus Torvalds #define CS8427_REG_UDATABUF 0x13 341da177e4SLinus Torvalds #define CS8427_REG_QSUBCODE 0x14 /* 0x14-0x1d (10 bytes) */ 351da177e4SLinus Torvalds #define CS8427_REG_OMCKRMCKRATIO 0x1e 361da177e4SLinus Torvalds #define CS8427_REG_CORU_DATABUF 0x20 /* 24 byte buffer area */ 371da177e4SLinus Torvalds #define CS8427_REG_ID_AND_VER 0x7f 381da177e4SLinus Torvalds 391da177e4SLinus Torvalds /* CS8427_REG_CONTROL1 bits */ 401da177e4SLinus Torvalds #define CS8427_SWCLK (1<<7) /* 0 = RMCK default, 1 = OMCK output on RMCK pin */ 411da177e4SLinus Torvalds #define CS8427_VSET (1<<6) /* 0 = valid PCM data, 1 = invalid PCM data */ 421da177e4SLinus Torvalds #define CS8427_MUTESAO (1<<5) /* mute control for the serial audio output port, 0 = disabled, 1 = enabled */ 431da177e4SLinus Torvalds #define CS8427_MUTEAES (1<<4) /* mute control for the AES transmitter output, 0 = disabled, 1 = enabled */ 441da177e4SLinus Torvalds #define CS8427_INTMASK (3<<1) /* interrupt output pin setup mask */ 451da177e4SLinus Torvalds #define CS8427_INTACTHIGH (0<<1) /* active high */ 461da177e4SLinus Torvalds #define CS8427_INTACTLOW (1<<1) /* active low */ 471da177e4SLinus Torvalds #define CS8427_INTOPENDRAIN (2<<1) /* open drain, active low */ 481da177e4SLinus Torvalds #define CS8427_TCBLDIR (1<<0) /* 0 = TCBL is an input, 1 = TCBL is an output */ 491da177e4SLinus Torvalds 501da177e4SLinus Torvalds /* CS8427_REQ_CONTROL2 bits */ 511da177e4SLinus Torvalds #define CS8427_HOLDMASK (3<<5) /* action when a receiver error occurs */ 521da177e4SLinus Torvalds #define CS8427_HOLDLASTSAMPLE (0<<5) /* hold the last valid sample */ 531da177e4SLinus Torvalds #define CS8427_HOLDZERO (1<<5) /* replace the current audio sample with zero (mute) */ 541da177e4SLinus Torvalds #define CS8427_HOLDNOCHANGE (2<<5) /* do not change the received audio sample */ 551da177e4SLinus Torvalds #define CS8427_RMCKF (1<<4) /* 0 = 256*Fsi, 1 = 128*Fsi */ 561da177e4SLinus Torvalds #define CS8427_MMR (1<<3) /* AES3 receiver operation, 0 = stereo, 1 = mono */ 571da177e4SLinus Torvalds #define CS8427_MMT (1<<2) /* AES3 transmitter operation, 0 = stereo, 1 = mono */ 581da177e4SLinus Torvalds #define CS8427_MMTCS (1<<1) /* 0 = use A + B CS data, 1 = use MMTLR CS data */ 591da177e4SLinus Torvalds #define CS8427_MMTLR (1<<0) /* 0 = use A CS data, 1 = use B CS data */ 601da177e4SLinus Torvalds 611da177e4SLinus Torvalds /* CS8427_REG_DATAFLOW */ 621da177e4SLinus Torvalds #define CS8427_TXOFF (1<<6) /* AES3 transmitter Output, 0 = normal operation, 1 = off (0V) */ 631da177e4SLinus Torvalds #define CS8427_AESBP (1<<5) /* AES3 hardware bypass mode, 0 = normal, 1 = bypass (RX->TX) */ 641da177e4SLinus Torvalds #define CS8427_TXDMASK (3<<3) /* AES3 Transmitter Data Source Mask */ 651da177e4SLinus Torvalds #define CS8427_TXDSERIAL (1<<3) /* TXD - serial audio input port */ 661da177e4SLinus Torvalds #define CS8427_TXAES3DRECEIVER (2<<3) /* TXD - AES3 receiver */ 671da177e4SLinus Torvalds #define CS8427_SPDMASK (3<<1) /* Serial Audio Output Port Data Source Mask */ 681da177e4SLinus Torvalds #define CS8427_SPDSERIAL (1<<1) /* SPD - serial audio input port */ 691da177e4SLinus Torvalds #define CS8427_SPDAES3RECEIVER (2<<1) /* SPD - AES3 receiver */ 701da177e4SLinus Torvalds 711da177e4SLinus Torvalds /* CS8427_REG_CLOCKSOURCE */ 721da177e4SLinus Torvalds #define CS8427_RUN (1<<6) /* 0 = clock off, 1 = clock on */ 731da177e4SLinus Torvalds #define CS8427_CLKMASK (3<<4) /* OMCK frequency mask */ 741da177e4SLinus Torvalds #define CS8427_CLK256 (0<<4) /* 256*Fso */ 751da177e4SLinus Torvalds #define CS8427_CLK384 (1<<4) /* 384*Fso */ 761da177e4SLinus Torvalds #define CS8427_CLK512 (2<<4) /* 512*Fso */ 771da177e4SLinus Torvalds #define CS8427_OUTC (1<<3) /* Output Time Base, 0 = OMCK, 1 = recovered input clock */ 781da177e4SLinus Torvalds #define CS8427_INC (1<<2) /* Input Time Base Clock Source, 0 = recoverd input clock, 1 = OMCK input pin */ 791da177e4SLinus Torvalds #define CS8427_RXDMASK (3<<0) /* Recovered Input Clock Source Mask */ 801da177e4SLinus Torvalds #define CS8427_RXDILRCK (0<<0) /* 256*Fsi from ILRCK pin */ 811da177e4SLinus Torvalds #define CS8427_RXDAES3INPUT (1<<0) /* 256*Fsi from AES3 input */ 821da177e4SLinus Torvalds #define CS8427_EXTCLOCKRESET (2<<0) /* bypass PLL, 256*Fsi clock, synchronous reset */ 831da177e4SLinus Torvalds #define CS8427_EXTCLOCK (3<<0) /* bypass PLL, 256*Fsi clock */ 841da177e4SLinus Torvalds 851da177e4SLinus Torvalds /* CS8427_REG_SERIALINPUT */ 861da177e4SLinus Torvalds #define CS8427_SIMS (1<<7) /* 0 = slave, 1 = master mode */ 871da177e4SLinus Torvalds #define CS8427_SISF (1<<6) /* ISCLK freq, 0 = 64*Fsi, 1 = 128*Fsi */ 881da177e4SLinus Torvalds #define CS8427_SIRESMASK (3<<4) /* Resolution of the input data for right justified formats */ 891da177e4SLinus Torvalds #define CS8427_SIRES24 (0<<4) /* SIRES 24-bit */ 901da177e4SLinus Torvalds #define CS8427_SIRES20 (1<<4) /* SIRES 20-bit */ 911da177e4SLinus Torvalds #define CS8427_SIRES16 (2<<4) /* SIRES 16-bit */ 921da177e4SLinus Torvalds #define CS8427_SIJUST (1<<3) /* Justification of SDIN data relative to ILRCK, 0 = left-justified, 1 = right-justified */ 931da177e4SLinus Torvalds #define CS8427_SIDEL (1<<2) /* Delay of SDIN data relative to ILRCK for left-justified data formats, 0 = first ISCLK period, 1 = second ISCLK period */ 941da177e4SLinus Torvalds #define CS8427_SISPOL (1<<1) /* ICLK clock polarity, 0 = rising edge of ISCLK, 1 = falling edge of ISCLK */ 951da177e4SLinus Torvalds #define CS8427_SILRPOL (1<<0) /* ILRCK clock polarity, 0 = SDIN data left channel when ILRCK is high, 1 = SDIN right when ILRCK is high */ 961da177e4SLinus Torvalds 971da177e4SLinus Torvalds /* CS8427_REG_SERIALOUTPUT */ 981da177e4SLinus Torvalds #define CS8427_SOMS (1<<7) /* 0 = slave, 1 = master mode */ 991da177e4SLinus Torvalds #define CS8427_SOSF (1<<6) /* OSCLK freq, 0 = 64*Fso, 1 = 128*Fso */ 1001da177e4SLinus Torvalds #define CS8427_SORESMASK (3<<4) /* Resolution of the output data on SDOUT and AES3 output */ 1011da177e4SLinus Torvalds #define CS8427_SORES24 (0<<4) /* SIRES 24-bit */ 1021da177e4SLinus Torvalds #define CS8427_SORES20 (1<<4) /* SIRES 20-bit */ 1031da177e4SLinus Torvalds #define CS8427_SORES16 (2<<4) /* SIRES 16-bit */ 1041da177e4SLinus Torvalds #define CS8427_SORESDIRECT (2<<4) /* SIRES direct copy from AES3 receiver */ 1051da177e4SLinus Torvalds #define CS8427_SOJUST (1<<3) /* Justification of SDOUT data relative to OLRCK, 0 = left-justified, 1 = right-justified */ 1061da177e4SLinus Torvalds #define CS8427_SODEL (1<<2) /* Delay of SDOUT data relative to OLRCK for left-justified data formats, 0 = first OSCLK period, 1 = second OSCLK period */ 1071da177e4SLinus Torvalds #define CS8427_SOSPOL (1<<1) /* OSCLK clock polarity, 0 = rising edge of ISCLK, 1 = falling edge of ISCLK */ 1081da177e4SLinus Torvalds #define CS8427_SOLRPOL (1<<0) /* OLRCK clock polarity, 0 = SDOUT data left channel when OLRCK is high, 1 = SDOUT right when OLRCK is high */ 1091da177e4SLinus Torvalds 1101da177e4SLinus Torvalds /* CS8427_REG_INT1STATUS */ 1111da177e4SLinus Torvalds #define CS8427_TSLIP (1<<7) /* AES3 transmitter source data slip interrupt */ 1121da177e4SLinus Torvalds #define CS8427_OSLIP (1<<6) /* Serial audio output port data slip interrupt */ 1131da177e4SLinus Torvalds #define CS8427_DETC (1<<2) /* D to E C-buffer transfer interrupt */ 1141da177e4SLinus Torvalds #define CS8427_EFTC (1<<1) /* E to F C-buffer transfer interrupt */ 1151da177e4SLinus Torvalds #define CS8427_RERR (1<<0) /* A receiver error has occurred */ 1161da177e4SLinus Torvalds 1171da177e4SLinus Torvalds /* CS8427_REG_INT2STATUS */ 1181da177e4SLinus Torvalds #define CS8427_DETU (1<<3) /* D to E U-buffer transfer interrupt */ 1191da177e4SLinus Torvalds #define CS8427_EFTU (1<<2) /* E to F U-buffer transfer interrupt */ 1201da177e4SLinus Torvalds #define CS8427_QCH (1<<1) /* A new block of Q-subcode data is available for reading */ 1211da177e4SLinus Torvalds 1221da177e4SLinus Torvalds /* CS8427_REG_INT1MODEMSB && CS8427_REG_INT1MODELSB */ 1231da177e4SLinus Torvalds /* bits are defined in CS8427_REG_INT1STATUS */ 1241da177e4SLinus Torvalds /* CS8427_REG_INT2MODEMSB && CS8427_REG_INT2MODELSB */ 1251da177e4SLinus Torvalds /* bits are defined in CS8427_REG_INT2STATUS */ 1261da177e4SLinus Torvalds #define CS8427_INTMODERISINGMSB 0 1271da177e4SLinus Torvalds #define CS8427_INTMODERESINGLSB 0 1281da177e4SLinus Torvalds #define CS8427_INTMODEFALLINGMSB 0 1291da177e4SLinus Torvalds #define CS8427_INTMODEFALLINGLSB 1 1301da177e4SLinus Torvalds #define CS8427_INTMODELEVELMSB 1 1311da177e4SLinus Torvalds #define CS8427_INTMODELEVELLSB 0 1321da177e4SLinus Torvalds 1331da177e4SLinus Torvalds /* CS8427_REG_RECVCSDATA */ 1341da177e4SLinus Torvalds #define CS8427_AUXMASK (15<<4) /* auxiliary data field width */ 1351da177e4SLinus Torvalds #define CS8427_AUXSHIFT 4 1361da177e4SLinus Torvalds #define CS8427_PRO (1<<3) /* Channel status block format indicator */ 1371da177e4SLinus Torvalds #define CS8427_AUDIO (1<<2) /* Audio indicator (0 = audio, 1 = nonaudio */ 1381da177e4SLinus Torvalds #define CS8427_COPY (1<<1) /* 0 = copyright asserted, 1 = copyright not asserted */ 1391da177e4SLinus Torvalds #define CS8427_ORIG (1<<0) /* SCMS generation indicator, 0 = 1st generation or highter, 1 = original */ 1401da177e4SLinus Torvalds 1411da177e4SLinus Torvalds /* CS8427_REG_RECVERRORS */ 1421da177e4SLinus Torvalds /* CS8427_REG_RECVERRMASK for CS8427_RERR */ 1431da177e4SLinus Torvalds #define CS8427_QCRC (1<<6) /* Q-subcode data CRC error indicator */ 1441da177e4SLinus Torvalds #define CS8427_CCRC (1<<5) /* Chancnel Status Block Cyclick Redundancy Check Bit */ 1451da177e4SLinus Torvalds #define CS8427_UNLOCK (1<<4) /* PLL lock status bit */ 1461da177e4SLinus Torvalds #define CS8427_V (1<<3) /* 0 = valid data */ 1471da177e4SLinus Torvalds #define CS8427_CONF (1<<2) /* Confidence bit */ 1481da177e4SLinus Torvalds #define CS8427_BIP (1<<1) /* Bi-phase error bit */ 1491da177e4SLinus Torvalds #define CS8427_PAR (1<<0) /* Parity error */ 1501da177e4SLinus Torvalds 1511da177e4SLinus Torvalds /* CS8427_REG_CSDATABUF */ 1521da177e4SLinus Torvalds #define CS8427_BSEL (1<<5) /* 0 = CS data, 1 = U data */ 1531da177e4SLinus Torvalds #define CS8427_CBMR (1<<4) /* 0 = overwrite first 5 bytes for CS D to E buffer, 1 = prevent */ 1541da177e4SLinus Torvalds #define CS8427_DETCI (1<<3) /* D to E CS data buffer transfer inhibit bit, 0 = allow, 1 = inhibit */ 1551da177e4SLinus Torvalds #define CS8427_EFTCI (1<<2) /* E to F CS data buffer transfer inhibit bit, 0 = allow, 1 = inhibit */ 1561da177e4SLinus Torvalds #define CS8427_CAM (1<<1) /* CS data buffer control port access mode bit, 0 = one byte, 1 = two byte */ 1571da177e4SLinus Torvalds #define CS8427_CHS (1<<0) /* Channel select bit, 0 = Channel A, 1 = Channel B */ 1581da177e4SLinus Torvalds 1591da177e4SLinus Torvalds /* CS8427_REG_UDATABUF */ 1601da177e4SLinus Torvalds #define CS8427_UD (1<<4) /* User data pin (U) direction, 0 = input, 1 = output */ 1611da177e4SLinus Torvalds #define CS8427_UBMMASK (3<<2) /* Operating mode of the AES3 U bit manager */ 1621da177e4SLinus Torvalds #define CS8427_UBMZEROS (0<<2) /* transmit all zeros mode */ 1631da177e4SLinus Torvalds #define CS8427_UBMBLOCK (1<<2) /* block mode */ 1641da177e4SLinus Torvalds #define CS8427_DETUI (1<<1) /* D to E U-data buffer transfer inhibit bit, 0 = allow, 1 = inhibit */ 1651da177e4SLinus Torvalds #define CS8427_EFTUI (1<<1) /* E to F U-data buffer transfer inhibit bit, 0 = allow, 1 = inhibit */ 1661da177e4SLinus Torvalds 1671da177e4SLinus Torvalds /* CS8427_REG_ID_AND_VER */ 1681da177e4SLinus Torvalds #define CS8427_IDMASK (15<<4) 1691da177e4SLinus Torvalds #define CS8427_IDSHIFT 4 1701da177e4SLinus Torvalds #define CS8427_VERMASK (15<<0) 1711da177e4SLinus Torvalds #define CS8427_VERSHIFT 0 1721da177e4SLinus Torvalds #define CS8427_VER8427A 0x71 1731da177e4SLinus Torvalds 17497f02e05STakashi Iwai struct snd_pcm_substream; 17597f02e05STakashi Iwai 1769229bc15SOndrej Zary int snd_cs8427_init(struct snd_i2c_bus *bus, struct snd_i2c_device *device); 17797f02e05STakashi Iwai int snd_cs8427_create(struct snd_i2c_bus *bus, unsigned char addr, 17897f02e05STakashi Iwai unsigned int reset_timeout, struct snd_i2c_device **r_cs8427); 17997f02e05STakashi Iwai int snd_cs8427_reg_write(struct snd_i2c_device *device, unsigned char reg, 18097f02e05STakashi Iwai unsigned char val); 18197f02e05STakashi Iwai int snd_cs8427_iec958_build(struct snd_i2c_device *cs8427, 18297f02e05STakashi Iwai struct snd_pcm_substream *playback_substream, 18397f02e05STakashi Iwai struct snd_pcm_substream *capture_substream); 18497f02e05STakashi Iwai int snd_cs8427_iec958_active(struct snd_i2c_device *cs8427, int active); 18597f02e05STakashi Iwai int snd_cs8427_iec958_pcm(struct snd_i2c_device *cs8427, unsigned int rate); 1861da177e4SLinus Torvalds 1871da177e4SLinus Torvalds #endif /* __SOUND_CS8427_H */ 188