xref: /netbsd/lib/libarch/m68k/m68k_sync_icache.2 (revision 6550d01e)
1.\" $NetBSD: m68k_sync_icache.2,v 1.10 2008/04/30 13:10:50 martin Exp $
2.\"
3.\" Copyright (c) 1999 The NetBSD Foundation, Inc.
4.\" All rights reserved.
5.\"
6.\" This code is derived from software contributed to The NetBSD Foundation
7.\" by Ignatios Souvatzis.
8.\"
9.\" Redistribution and use in source and binary forms, with or without
10.\" modification, are permitted provided that the following conditions
11.\" are met:
12.\" 1. Redistributions of source code must retain the above copyright
13.\"    notice, this list of conditions and the following disclaimer.
14.\" 2. Redistributions in binary form must reproduce the above copyright
15.\"    notice, this list of conditions and the following disclaimer in the
16.\"    documentation and/or other materials provided with the distribution.
17.\"
18.\" THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
19.\" ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
20.\" TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
21.\" PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
22.\" BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23.\" CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24.\" SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25.\" INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26.\" CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27.\" ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28.\" POSSIBILITY OF SUCH DAMAGE.
29.\"
30.Dd February 9, 1998
31.Dt M68K_SYNC_ICACHE 2 m68k
32.Os
33.Sh NAME
34.Nm m68k_sync_icache
35.Nd instruction cache synchronization
36.Sh LIBRARY
37.Lb libm68k
38.Sh SYNOPSIS
39.In sys/types.h
40.In m68k/sync_icache.h
41.Ft void
42.Fn m68k_sync_icache "void *start" "size_t size"
43.Sh DESCRIPTION
44.Fn m68k_sync_icache
45synchronizes data and instruction caches over the specified region.
46It should be called prior to executing newly generated code.
47.Pp
48The affected address range starts at
49.Fa start
50and continues for
51.Fa size
52bytes.
53If
54.Fa start
55is 0, all the address space of the current execution thread is affected.
56Addresses outside the specified region may be synchronized, too.
57.Pp
58The call always succeeds.
59.Sh SEE ALSO
60.Xr arm32_sync_icache 2
61.Sh HISTORY
62.Fn m68k_sync_icache
63appeared first in
64.Nx 1.4 .
65.Sh AUTHORS
66Ignatios Souvatzis
67