1fc97bb5bSPaolo Bonzini /* 2fc97bb5bSPaolo Bonzini * OMAP LCD controller. 3fc97bb5bSPaolo Bonzini * 4fc97bb5bSPaolo Bonzini * Copyright (C) 2006-2007 Andrzej Zaborowski <balrog@zabor.org> 5fc97bb5bSPaolo Bonzini * 6fc97bb5bSPaolo Bonzini * This program is free software; you can redistribute it and/or 7fc97bb5bSPaolo Bonzini * modify it under the terms of the GNU General Public License as 8fc97bb5bSPaolo Bonzini * published by the Free Software Foundation; either version 2 of 9fc97bb5bSPaolo Bonzini * the License, or (at your option) any later version. 10fc97bb5bSPaolo Bonzini * 11fc97bb5bSPaolo Bonzini * This program is distributed in the hope that it will be useful, 12fc97bb5bSPaolo Bonzini * but WITHOUT ANY WARRANTY; without even the implied warranty of 13fc97bb5bSPaolo Bonzini * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 14fc97bb5bSPaolo Bonzini * GNU General Public License for more details. 15fc97bb5bSPaolo Bonzini * 16fc97bb5bSPaolo Bonzini * You should have received a copy of the GNU General Public License along 17fc97bb5bSPaolo Bonzini * with this program; if not, see <http://www.gnu.org/licenses/>. 18fc97bb5bSPaolo Bonzini */ 19fc97bb5bSPaolo Bonzini #include "hw/hw.h" 20fc97bb5bSPaolo Bonzini #include "ui/console.h" 21fc97bb5bSPaolo Bonzini #include "hw/arm/omap.h" 2247b43a1fSPaolo Bonzini #include "framebuffer.h" 23fc97bb5bSPaolo Bonzini #include "ui/pixel_ops.h" 24fc97bb5bSPaolo Bonzini 25fc97bb5bSPaolo Bonzini struct omap_lcd_panel_s { 26fc97bb5bSPaolo Bonzini MemoryRegion *sysmem; 27fc97bb5bSPaolo Bonzini MemoryRegion iomem; 28fc97bb5bSPaolo Bonzini qemu_irq irq; 29fc97bb5bSPaolo Bonzini QemuConsole *con; 30fc97bb5bSPaolo Bonzini 31fc97bb5bSPaolo Bonzini int plm; 32fc97bb5bSPaolo Bonzini int tft; 33fc97bb5bSPaolo Bonzini int mono; 34fc97bb5bSPaolo Bonzini int enable; 35fc97bb5bSPaolo Bonzini int width; 36fc97bb5bSPaolo Bonzini int height; 37fc97bb5bSPaolo Bonzini int interrupts; 38fc97bb5bSPaolo Bonzini uint32_t timing[3]; 39fc97bb5bSPaolo Bonzini uint32_t subpanel; 40fc97bb5bSPaolo Bonzini uint32_t ctrl; 41fc97bb5bSPaolo Bonzini 42fc97bb5bSPaolo Bonzini struct omap_dma_lcd_channel_s *dma; 43fc97bb5bSPaolo Bonzini uint16_t palette[256]; 44fc97bb5bSPaolo Bonzini int palette_done; 45fc97bb5bSPaolo Bonzini int frame_done; 46fc97bb5bSPaolo Bonzini int invalidate; 47fc97bb5bSPaolo Bonzini int sync_error; 48fc97bb5bSPaolo Bonzini }; 49fc97bb5bSPaolo Bonzini 50fc97bb5bSPaolo Bonzini static void omap_lcd_interrupts(struct omap_lcd_panel_s *s) 51fc97bb5bSPaolo Bonzini { 52fc97bb5bSPaolo Bonzini if (s->frame_done && (s->interrupts & 1)) { 53fc97bb5bSPaolo Bonzini qemu_irq_raise(s->irq); 54fc97bb5bSPaolo Bonzini return; 55fc97bb5bSPaolo Bonzini } 56fc97bb5bSPaolo Bonzini 57fc97bb5bSPaolo Bonzini if (s->palette_done && (s->interrupts & 2)) { 58fc97bb5bSPaolo Bonzini qemu_irq_raise(s->irq); 59fc97bb5bSPaolo Bonzini return; 60fc97bb5bSPaolo Bonzini } 61fc97bb5bSPaolo Bonzini 62fc97bb5bSPaolo Bonzini if (s->sync_error) { 63fc97bb5bSPaolo Bonzini qemu_irq_raise(s->irq); 64fc97bb5bSPaolo Bonzini return; 65fc97bb5bSPaolo Bonzini } 66fc97bb5bSPaolo Bonzini 67fc97bb5bSPaolo Bonzini qemu_irq_lower(s->irq); 68fc97bb5bSPaolo Bonzini } 69fc97bb5bSPaolo Bonzini 70fc97bb5bSPaolo Bonzini #define draw_line_func drawfn 71fc97bb5bSPaolo Bonzini 72fc97bb5bSPaolo Bonzini #define DEPTH 8 7347b43a1fSPaolo Bonzini #include "omap_lcd_template.h" 74fc97bb5bSPaolo Bonzini #define DEPTH 15 7547b43a1fSPaolo Bonzini #include "omap_lcd_template.h" 76fc97bb5bSPaolo Bonzini #define DEPTH 16 7747b43a1fSPaolo Bonzini #include "omap_lcd_template.h" 78fc97bb5bSPaolo Bonzini #define DEPTH 32 7947b43a1fSPaolo Bonzini #include "omap_lcd_template.h" 80fc97bb5bSPaolo Bonzini 81fc97bb5bSPaolo Bonzini static draw_line_func draw_line_table2[33] = { 82fc97bb5bSPaolo Bonzini [0 ... 32] = NULL, 83fc97bb5bSPaolo Bonzini [8] = draw_line2_8, 84fc97bb5bSPaolo Bonzini [15] = draw_line2_15, 85fc97bb5bSPaolo Bonzini [16] = draw_line2_16, 86fc97bb5bSPaolo Bonzini [32] = draw_line2_32, 87fc97bb5bSPaolo Bonzini }, draw_line_table4[33] = { 88fc97bb5bSPaolo Bonzini [0 ... 32] = NULL, 89fc97bb5bSPaolo Bonzini [8] = draw_line4_8, 90fc97bb5bSPaolo Bonzini [15] = draw_line4_15, 91fc97bb5bSPaolo Bonzini [16] = draw_line4_16, 92fc97bb5bSPaolo Bonzini [32] = draw_line4_32, 93fc97bb5bSPaolo Bonzini }, draw_line_table8[33] = { 94fc97bb5bSPaolo Bonzini [0 ... 32] = NULL, 95fc97bb5bSPaolo Bonzini [8] = draw_line8_8, 96fc97bb5bSPaolo Bonzini [15] = draw_line8_15, 97fc97bb5bSPaolo Bonzini [16] = draw_line8_16, 98fc97bb5bSPaolo Bonzini [32] = draw_line8_32, 99fc97bb5bSPaolo Bonzini }, draw_line_table12[33] = { 100fc97bb5bSPaolo Bonzini [0 ... 32] = NULL, 101fc97bb5bSPaolo Bonzini [8] = draw_line12_8, 102fc97bb5bSPaolo Bonzini [15] = draw_line12_15, 103fc97bb5bSPaolo Bonzini [16] = draw_line12_16, 104fc97bb5bSPaolo Bonzini [32] = draw_line12_32, 105fc97bb5bSPaolo Bonzini }, draw_line_table16[33] = { 106fc97bb5bSPaolo Bonzini [0 ... 32] = NULL, 107fc97bb5bSPaolo Bonzini [8] = draw_line16_8, 108fc97bb5bSPaolo Bonzini [15] = draw_line16_15, 109fc97bb5bSPaolo Bonzini [16] = draw_line16_16, 110fc97bb5bSPaolo Bonzini [32] = draw_line16_32, 111fc97bb5bSPaolo Bonzini }; 112fc97bb5bSPaolo Bonzini 113fc97bb5bSPaolo Bonzini static void omap_update_display(void *opaque) 114fc97bb5bSPaolo Bonzini { 115fc97bb5bSPaolo Bonzini struct omap_lcd_panel_s *omap_lcd = (struct omap_lcd_panel_s *) opaque; 116fc97bb5bSPaolo Bonzini DisplaySurface *surface = qemu_console_surface(omap_lcd->con); 117fc97bb5bSPaolo Bonzini draw_line_func draw_line; 118fc97bb5bSPaolo Bonzini int size, height, first, last; 119fc97bb5bSPaolo Bonzini int width, linesize, step, bpp, frame_offset; 120fc97bb5bSPaolo Bonzini hwaddr frame_base; 121fc97bb5bSPaolo Bonzini 122fc97bb5bSPaolo Bonzini if (!omap_lcd || omap_lcd->plm == 1 || !omap_lcd->enable || 123fc97bb5bSPaolo Bonzini !surface_bits_per_pixel(surface)) { 124fc97bb5bSPaolo Bonzini return; 125fc97bb5bSPaolo Bonzini } 126fc97bb5bSPaolo Bonzini 127fc97bb5bSPaolo Bonzini frame_offset = 0; 128fc97bb5bSPaolo Bonzini if (omap_lcd->plm != 2) { 129fc97bb5bSPaolo Bonzini cpu_physical_memory_read(omap_lcd->dma->phys_framebuffer[ 130fc97bb5bSPaolo Bonzini omap_lcd->dma->current_frame], 131fc97bb5bSPaolo Bonzini (void *)omap_lcd->palette, 0x200); 132fc97bb5bSPaolo Bonzini switch (omap_lcd->palette[0] >> 12 & 7) { 133fc97bb5bSPaolo Bonzini case 3 ... 7: 134fc97bb5bSPaolo Bonzini frame_offset += 0x200; 135fc97bb5bSPaolo Bonzini break; 136fc97bb5bSPaolo Bonzini default: 137fc97bb5bSPaolo Bonzini frame_offset += 0x20; 138fc97bb5bSPaolo Bonzini } 139fc97bb5bSPaolo Bonzini } 140fc97bb5bSPaolo Bonzini 141fc97bb5bSPaolo Bonzini /* Colour depth */ 142fc97bb5bSPaolo Bonzini switch ((omap_lcd->palette[0] >> 12) & 7) { 143fc97bb5bSPaolo Bonzini case 1: 144fc97bb5bSPaolo Bonzini draw_line = draw_line_table2[surface_bits_per_pixel(surface)]; 145fc97bb5bSPaolo Bonzini bpp = 2; 146fc97bb5bSPaolo Bonzini break; 147fc97bb5bSPaolo Bonzini 148fc97bb5bSPaolo Bonzini case 2: 149fc97bb5bSPaolo Bonzini draw_line = draw_line_table4[surface_bits_per_pixel(surface)]; 150fc97bb5bSPaolo Bonzini bpp = 4; 151fc97bb5bSPaolo Bonzini break; 152fc97bb5bSPaolo Bonzini 153fc97bb5bSPaolo Bonzini case 3: 154fc97bb5bSPaolo Bonzini draw_line = draw_line_table8[surface_bits_per_pixel(surface)]; 155fc97bb5bSPaolo Bonzini bpp = 8; 156fc97bb5bSPaolo Bonzini break; 157fc97bb5bSPaolo Bonzini 158fc97bb5bSPaolo Bonzini case 4 ... 7: 159fc97bb5bSPaolo Bonzini if (!omap_lcd->tft) 160fc97bb5bSPaolo Bonzini draw_line = draw_line_table12[surface_bits_per_pixel(surface)]; 161fc97bb5bSPaolo Bonzini else 162fc97bb5bSPaolo Bonzini draw_line = draw_line_table16[surface_bits_per_pixel(surface)]; 163fc97bb5bSPaolo Bonzini bpp = 16; 164fc97bb5bSPaolo Bonzini break; 165fc97bb5bSPaolo Bonzini 166fc97bb5bSPaolo Bonzini default: 167fc97bb5bSPaolo Bonzini /* Unsupported at the moment. */ 168fc97bb5bSPaolo Bonzini return; 169fc97bb5bSPaolo Bonzini } 170fc97bb5bSPaolo Bonzini 171fc97bb5bSPaolo Bonzini /* Resolution */ 172fc97bb5bSPaolo Bonzini width = omap_lcd->width; 173fc97bb5bSPaolo Bonzini if (width != surface_width(surface) || 174fc97bb5bSPaolo Bonzini omap_lcd->height != surface_height(surface)) { 175fc97bb5bSPaolo Bonzini qemu_console_resize(omap_lcd->con, 176fc97bb5bSPaolo Bonzini omap_lcd->width, omap_lcd->height); 177fc97bb5bSPaolo Bonzini surface = qemu_console_surface(omap_lcd->con); 178fc97bb5bSPaolo Bonzini omap_lcd->invalidate = 1; 179fc97bb5bSPaolo Bonzini } 180fc97bb5bSPaolo Bonzini 181fc97bb5bSPaolo Bonzini if (omap_lcd->dma->current_frame == 0) 182fc97bb5bSPaolo Bonzini size = omap_lcd->dma->src_f1_bottom - omap_lcd->dma->src_f1_top; 183fc97bb5bSPaolo Bonzini else 184fc97bb5bSPaolo Bonzini size = omap_lcd->dma->src_f2_bottom - omap_lcd->dma->src_f2_top; 185fc97bb5bSPaolo Bonzini 186fc97bb5bSPaolo Bonzini if (frame_offset + ((width * omap_lcd->height * bpp) >> 3) > size + 2) { 187fc97bb5bSPaolo Bonzini omap_lcd->sync_error = 1; 188fc97bb5bSPaolo Bonzini omap_lcd_interrupts(omap_lcd); 189fc97bb5bSPaolo Bonzini omap_lcd->enable = 0; 190fc97bb5bSPaolo Bonzini return; 191fc97bb5bSPaolo Bonzini } 192fc97bb5bSPaolo Bonzini 193fc97bb5bSPaolo Bonzini /* Content */ 194fc97bb5bSPaolo Bonzini frame_base = omap_lcd->dma->phys_framebuffer[ 195fc97bb5bSPaolo Bonzini omap_lcd->dma->current_frame] + frame_offset; 196fc97bb5bSPaolo Bonzini omap_lcd->dma->condition |= 1 << omap_lcd->dma->current_frame; 197fc97bb5bSPaolo Bonzini if (omap_lcd->dma->interrupts & 1) 198fc97bb5bSPaolo Bonzini qemu_irq_raise(omap_lcd->dma->irq); 199fc97bb5bSPaolo Bonzini if (omap_lcd->dma->dual) 200fc97bb5bSPaolo Bonzini omap_lcd->dma->current_frame ^= 1; 201fc97bb5bSPaolo Bonzini 202fc97bb5bSPaolo Bonzini if (!surface_bits_per_pixel(surface)) { 203fc97bb5bSPaolo Bonzini return; 204fc97bb5bSPaolo Bonzini } 205fc97bb5bSPaolo Bonzini 206fc97bb5bSPaolo Bonzini first = 0; 207fc97bb5bSPaolo Bonzini height = omap_lcd->height; 208fc97bb5bSPaolo Bonzini if (omap_lcd->subpanel & (1 << 31)) { 209fc97bb5bSPaolo Bonzini if (omap_lcd->subpanel & (1 << 29)) 210fc97bb5bSPaolo Bonzini first = (omap_lcd->subpanel >> 16) & 0x3ff; 211fc97bb5bSPaolo Bonzini else 212fc97bb5bSPaolo Bonzini height = (omap_lcd->subpanel >> 16) & 0x3ff; 213fc97bb5bSPaolo Bonzini /* TODO: fill the rest of the panel with DPD */ 214fc97bb5bSPaolo Bonzini } 215fc97bb5bSPaolo Bonzini 216fc97bb5bSPaolo Bonzini step = width * bpp >> 3; 217fc97bb5bSPaolo Bonzini linesize = surface_stride(surface); 218fc97bb5bSPaolo Bonzini framebuffer_update_display(surface, omap_lcd->sysmem, 219fc97bb5bSPaolo Bonzini frame_base, width, height, 220fc97bb5bSPaolo Bonzini step, linesize, 0, 221fc97bb5bSPaolo Bonzini omap_lcd->invalidate, 222fc97bb5bSPaolo Bonzini draw_line, omap_lcd->palette, 223fc97bb5bSPaolo Bonzini &first, &last); 224fc97bb5bSPaolo Bonzini if (first >= 0) { 225fc97bb5bSPaolo Bonzini dpy_gfx_update(omap_lcd->con, 0, first, width, last - first + 1); 226fc97bb5bSPaolo Bonzini } 227fc97bb5bSPaolo Bonzini omap_lcd->invalidate = 0; 228fc97bb5bSPaolo Bonzini } 229fc97bb5bSPaolo Bonzini 230fc97bb5bSPaolo Bonzini static void omap_invalidate_display(void *opaque) { 231fc97bb5bSPaolo Bonzini struct omap_lcd_panel_s *omap_lcd = opaque; 232fc97bb5bSPaolo Bonzini omap_lcd->invalidate = 1; 233fc97bb5bSPaolo Bonzini } 234fc97bb5bSPaolo Bonzini 235fc97bb5bSPaolo Bonzini static void omap_lcd_update(struct omap_lcd_panel_s *s) { 236fc97bb5bSPaolo Bonzini if (!s->enable) { 237fc97bb5bSPaolo Bonzini s->dma->current_frame = -1; 238fc97bb5bSPaolo Bonzini s->sync_error = 0; 239fc97bb5bSPaolo Bonzini if (s->plm != 1) 240fc97bb5bSPaolo Bonzini s->frame_done = 1; 241fc97bb5bSPaolo Bonzini omap_lcd_interrupts(s); 242fc97bb5bSPaolo Bonzini return; 243fc97bb5bSPaolo Bonzini } 244fc97bb5bSPaolo Bonzini 245fc97bb5bSPaolo Bonzini if (s->dma->current_frame == -1) { 246fc97bb5bSPaolo Bonzini s->frame_done = 0; 247fc97bb5bSPaolo Bonzini s->palette_done = 0; 248fc97bb5bSPaolo Bonzini s->dma->current_frame = 0; 249fc97bb5bSPaolo Bonzini } 250fc97bb5bSPaolo Bonzini 251fc97bb5bSPaolo Bonzini if (!s->dma->mpu->port[s->dma->src].addr_valid(s->dma->mpu, 252fc97bb5bSPaolo Bonzini s->dma->src_f1_top) || 253fc97bb5bSPaolo Bonzini !s->dma->mpu->port[ 254fc97bb5bSPaolo Bonzini s->dma->src].addr_valid(s->dma->mpu, 255fc97bb5bSPaolo Bonzini s->dma->src_f1_bottom) || 256fc97bb5bSPaolo Bonzini (s->dma->dual && 257fc97bb5bSPaolo Bonzini (!s->dma->mpu->port[ 258fc97bb5bSPaolo Bonzini s->dma->src].addr_valid(s->dma->mpu, 259fc97bb5bSPaolo Bonzini s->dma->src_f2_top) || 260fc97bb5bSPaolo Bonzini !s->dma->mpu->port[ 261fc97bb5bSPaolo Bonzini s->dma->src].addr_valid(s->dma->mpu, 262fc97bb5bSPaolo Bonzini s->dma->src_f2_bottom)))) { 263fc97bb5bSPaolo Bonzini s->dma->condition |= 1 << 2; 264fc97bb5bSPaolo Bonzini if (s->dma->interrupts & (1 << 1)) 265fc97bb5bSPaolo Bonzini qemu_irq_raise(s->dma->irq); 266fc97bb5bSPaolo Bonzini s->enable = 0; 267fc97bb5bSPaolo Bonzini return; 268fc97bb5bSPaolo Bonzini } 269fc97bb5bSPaolo Bonzini 270fc97bb5bSPaolo Bonzini s->dma->phys_framebuffer[0] = s->dma->src_f1_top; 271fc97bb5bSPaolo Bonzini s->dma->phys_framebuffer[1] = s->dma->src_f2_top; 272fc97bb5bSPaolo Bonzini 273fc97bb5bSPaolo Bonzini if (s->plm != 2 && !s->palette_done) { 274fc97bb5bSPaolo Bonzini cpu_physical_memory_read( 275fc97bb5bSPaolo Bonzini s->dma->phys_framebuffer[s->dma->current_frame], 276fc97bb5bSPaolo Bonzini (void *)s->palette, 0x200); 277fc97bb5bSPaolo Bonzini s->palette_done = 1; 278fc97bb5bSPaolo Bonzini omap_lcd_interrupts(s); 279fc97bb5bSPaolo Bonzini } 280fc97bb5bSPaolo Bonzini } 281fc97bb5bSPaolo Bonzini 282fc97bb5bSPaolo Bonzini static uint64_t omap_lcdc_read(void *opaque, hwaddr addr, 283fc97bb5bSPaolo Bonzini unsigned size) 284fc97bb5bSPaolo Bonzini { 285fc97bb5bSPaolo Bonzini struct omap_lcd_panel_s *s = (struct omap_lcd_panel_s *) opaque; 286fc97bb5bSPaolo Bonzini 287fc97bb5bSPaolo Bonzini switch (addr) { 288fc97bb5bSPaolo Bonzini case 0x00: /* LCD_CONTROL */ 289fc97bb5bSPaolo Bonzini return (s->tft << 23) | (s->plm << 20) | 290fc97bb5bSPaolo Bonzini (s->tft << 7) | (s->interrupts << 3) | 291fc97bb5bSPaolo Bonzini (s->mono << 1) | s->enable | s->ctrl | 0xfe000c34; 292fc97bb5bSPaolo Bonzini 293fc97bb5bSPaolo Bonzini case 0x04: /* LCD_TIMING0 */ 294fc97bb5bSPaolo Bonzini return (s->timing[0] << 10) | (s->width - 1) | 0x0000000f; 295fc97bb5bSPaolo Bonzini 296fc97bb5bSPaolo Bonzini case 0x08: /* LCD_TIMING1 */ 297fc97bb5bSPaolo Bonzini return (s->timing[1] << 10) | (s->height - 1); 298fc97bb5bSPaolo Bonzini 299fc97bb5bSPaolo Bonzini case 0x0c: /* LCD_TIMING2 */ 300fc97bb5bSPaolo Bonzini return s->timing[2] | 0xfc000000; 301fc97bb5bSPaolo Bonzini 302fc97bb5bSPaolo Bonzini case 0x10: /* LCD_STATUS */ 303fc97bb5bSPaolo Bonzini return (s->palette_done << 6) | (s->sync_error << 2) | s->frame_done; 304fc97bb5bSPaolo Bonzini 305fc97bb5bSPaolo Bonzini case 0x14: /* LCD_SUBPANEL */ 306fc97bb5bSPaolo Bonzini return s->subpanel; 307fc97bb5bSPaolo Bonzini 308fc97bb5bSPaolo Bonzini default: 309fc97bb5bSPaolo Bonzini break; 310fc97bb5bSPaolo Bonzini } 311fc97bb5bSPaolo Bonzini OMAP_BAD_REG(addr); 312fc97bb5bSPaolo Bonzini return 0; 313fc97bb5bSPaolo Bonzini } 314fc97bb5bSPaolo Bonzini 315fc97bb5bSPaolo Bonzini static void omap_lcdc_write(void *opaque, hwaddr addr, 316fc97bb5bSPaolo Bonzini uint64_t value, unsigned size) 317fc97bb5bSPaolo Bonzini { 318fc97bb5bSPaolo Bonzini struct omap_lcd_panel_s *s = (struct omap_lcd_panel_s *) opaque; 319fc97bb5bSPaolo Bonzini 320fc97bb5bSPaolo Bonzini switch (addr) { 321fc97bb5bSPaolo Bonzini case 0x00: /* LCD_CONTROL */ 322fc97bb5bSPaolo Bonzini s->plm = (value >> 20) & 3; 323fc97bb5bSPaolo Bonzini s->tft = (value >> 7) & 1; 324fc97bb5bSPaolo Bonzini s->interrupts = (value >> 3) & 3; 325fc97bb5bSPaolo Bonzini s->mono = (value >> 1) & 1; 326fc97bb5bSPaolo Bonzini s->ctrl = value & 0x01cff300; 327fc97bb5bSPaolo Bonzini if (s->enable != (value & 1)) { 328fc97bb5bSPaolo Bonzini s->enable = value & 1; 329fc97bb5bSPaolo Bonzini omap_lcd_update(s); 330fc97bb5bSPaolo Bonzini } 331fc97bb5bSPaolo Bonzini break; 332fc97bb5bSPaolo Bonzini 333fc97bb5bSPaolo Bonzini case 0x04: /* LCD_TIMING0 */ 334fc97bb5bSPaolo Bonzini s->timing[0] = value >> 10; 335fc97bb5bSPaolo Bonzini s->width = (value & 0x3ff) + 1; 336fc97bb5bSPaolo Bonzini break; 337fc97bb5bSPaolo Bonzini 338fc97bb5bSPaolo Bonzini case 0x08: /* LCD_TIMING1 */ 339fc97bb5bSPaolo Bonzini s->timing[1] = value >> 10; 340fc97bb5bSPaolo Bonzini s->height = (value & 0x3ff) + 1; 341fc97bb5bSPaolo Bonzini break; 342fc97bb5bSPaolo Bonzini 343fc97bb5bSPaolo Bonzini case 0x0c: /* LCD_TIMING2 */ 344fc97bb5bSPaolo Bonzini s->timing[2] = value; 345fc97bb5bSPaolo Bonzini break; 346fc97bb5bSPaolo Bonzini 347fc97bb5bSPaolo Bonzini case 0x10: /* LCD_STATUS */ 348fc97bb5bSPaolo Bonzini break; 349fc97bb5bSPaolo Bonzini 350fc97bb5bSPaolo Bonzini case 0x14: /* LCD_SUBPANEL */ 351fc97bb5bSPaolo Bonzini s->subpanel = value & 0xa1ffffff; 352fc97bb5bSPaolo Bonzini break; 353fc97bb5bSPaolo Bonzini 354fc97bb5bSPaolo Bonzini default: 355fc97bb5bSPaolo Bonzini OMAP_BAD_REG(addr); 356fc97bb5bSPaolo Bonzini } 357fc97bb5bSPaolo Bonzini } 358fc97bb5bSPaolo Bonzini 359fc97bb5bSPaolo Bonzini static const MemoryRegionOps omap_lcdc_ops = { 360fc97bb5bSPaolo Bonzini .read = omap_lcdc_read, 361fc97bb5bSPaolo Bonzini .write = omap_lcdc_write, 362fc97bb5bSPaolo Bonzini .endianness = DEVICE_NATIVE_ENDIAN, 363fc97bb5bSPaolo Bonzini }; 364fc97bb5bSPaolo Bonzini 365fc97bb5bSPaolo Bonzini void omap_lcdc_reset(struct omap_lcd_panel_s *s) 366fc97bb5bSPaolo Bonzini { 367fc97bb5bSPaolo Bonzini s->dma->current_frame = -1; 368fc97bb5bSPaolo Bonzini s->plm = 0; 369fc97bb5bSPaolo Bonzini s->tft = 0; 370fc97bb5bSPaolo Bonzini s->mono = 0; 371fc97bb5bSPaolo Bonzini s->enable = 0; 372fc97bb5bSPaolo Bonzini s->width = 0; 373fc97bb5bSPaolo Bonzini s->height = 0; 374fc97bb5bSPaolo Bonzini s->interrupts = 0; 375fc97bb5bSPaolo Bonzini s->timing[0] = 0; 376fc97bb5bSPaolo Bonzini s->timing[1] = 0; 377fc97bb5bSPaolo Bonzini s->timing[2] = 0; 378fc97bb5bSPaolo Bonzini s->subpanel = 0; 379fc97bb5bSPaolo Bonzini s->palette_done = 0; 380fc97bb5bSPaolo Bonzini s->frame_done = 0; 381fc97bb5bSPaolo Bonzini s->sync_error = 0; 382fc97bb5bSPaolo Bonzini s->invalidate = 1; 383fc97bb5bSPaolo Bonzini s->subpanel = 0; 384fc97bb5bSPaolo Bonzini s->ctrl = 0; 385fc97bb5bSPaolo Bonzini } 386fc97bb5bSPaolo Bonzini 387380cd056SGerd Hoffmann static const GraphicHwOps omap_ops = { 388380cd056SGerd Hoffmann .invalidate = omap_invalidate_display, 389380cd056SGerd Hoffmann .gfx_update = omap_update_display, 390380cd056SGerd Hoffmann }; 391380cd056SGerd Hoffmann 392fc97bb5bSPaolo Bonzini struct omap_lcd_panel_s *omap_lcdc_init(MemoryRegion *sysmem, 393fc97bb5bSPaolo Bonzini hwaddr base, 394fc97bb5bSPaolo Bonzini qemu_irq irq, 395fc97bb5bSPaolo Bonzini struct omap_dma_lcd_channel_s *dma, 396fc97bb5bSPaolo Bonzini omap_clk clk) 397fc97bb5bSPaolo Bonzini { 398fc97bb5bSPaolo Bonzini struct omap_lcd_panel_s *s = (struct omap_lcd_panel_s *) 399fc97bb5bSPaolo Bonzini g_malloc0(sizeof(struct omap_lcd_panel_s)); 400fc97bb5bSPaolo Bonzini 401fc97bb5bSPaolo Bonzini s->irq = irq; 402fc97bb5bSPaolo Bonzini s->dma = dma; 403fc97bb5bSPaolo Bonzini s->sysmem = sysmem; 404fc97bb5bSPaolo Bonzini omap_lcdc_reset(s); 405fc97bb5bSPaolo Bonzini 406*2c9b15caSPaolo Bonzini memory_region_init_io(&s->iomem, NULL, &omap_lcdc_ops, s, "omap.lcdc", 0x100); 407fc97bb5bSPaolo Bonzini memory_region_add_subregion(sysmem, base, &s->iomem); 408fc97bb5bSPaolo Bonzini 409aa2beaa1SGerd Hoffmann s->con = graphic_console_init(NULL, &omap_ops, s); 410fc97bb5bSPaolo Bonzini 411fc97bb5bSPaolo Bonzini return s; 412fc97bb5bSPaolo Bonzini } 413