xref: /qemu/hw/pci-host/q35.c (revision 9fa99d25)
1c0907c9eSPaolo Bonzini /*
2c0907c9eSPaolo Bonzini  * QEMU MCH/ICH9 PCI Bridge Emulation
3c0907c9eSPaolo Bonzini  *
4c0907c9eSPaolo Bonzini  * Copyright (c) 2006 Fabrice Bellard
5c0907c9eSPaolo Bonzini  * Copyright (c) 2009, 2010, 2011
6c0907c9eSPaolo Bonzini  *               Isaku Yamahata <yamahata at valinux co jp>
7c0907c9eSPaolo Bonzini  *               VA Linux Systems Japan K.K.
8c0907c9eSPaolo Bonzini  * Copyright (C) 2012 Jason Baron <jbaron@redhat.com>
9c0907c9eSPaolo Bonzini  *
10ef9f7b58SGonglei  * This is based on piix.c, but heavily modified.
11c0907c9eSPaolo Bonzini  *
12c0907c9eSPaolo Bonzini  * Permission is hereby granted, free of charge, to any person obtaining a copy
13c0907c9eSPaolo Bonzini  * of this software and associated documentation files (the "Software"), to deal
14c0907c9eSPaolo Bonzini  * in the Software without restriction, including without limitation the rights
15c0907c9eSPaolo Bonzini  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
16c0907c9eSPaolo Bonzini  * copies of the Software, and to permit persons to whom the Software is
17c0907c9eSPaolo Bonzini  * furnished to do so, subject to the following conditions:
18c0907c9eSPaolo Bonzini  *
19c0907c9eSPaolo Bonzini  * The above copyright notice and this permission notice shall be included in
20c0907c9eSPaolo Bonzini  * all copies or substantial portions of the Software.
21c0907c9eSPaolo Bonzini  *
22c0907c9eSPaolo Bonzini  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
23c0907c9eSPaolo Bonzini  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
24c0907c9eSPaolo Bonzini  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
25c0907c9eSPaolo Bonzini  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
26c0907c9eSPaolo Bonzini  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
27c0907c9eSPaolo Bonzini  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
28c0907c9eSPaolo Bonzini  * THE SOFTWARE.
29c0907c9eSPaolo Bonzini  */
30b6a0aa05SPeter Maydell #include "qemu/osdep.h"
31c0907c9eSPaolo Bonzini #include "hw/hw.h"
32c0907c9eSPaolo Bonzini #include "hw/pci-host/q35.h"
33da34e65cSMarkus Armbruster #include "qapi/error.h"
3439848901SIgor Mammedov #include "qapi/visitor.h"
35c0907c9eSPaolo Bonzini 
36c0907c9eSPaolo Bonzini /****************************************************************************
37c0907c9eSPaolo Bonzini  * Q35 host
38c0907c9eSPaolo Bonzini  */
39c0907c9eSPaolo Bonzini 
40*9fa99d25SMarcel Apfelbaum #define Q35_PCI_HOST_HOLE64_SIZE_DEFAULT (1ULL << 35)
41*9fa99d25SMarcel Apfelbaum 
4262d92e43SHu Tao static void q35_host_realize(DeviceState *dev, Error **errp)
43c0907c9eSPaolo Bonzini {
44ce88812fSHu Tao     PCIHostState *pci = PCI_HOST_BRIDGE(dev);
45ce88812fSHu Tao     Q35PCIHost *s = Q35_HOST_DEVICE(dev);
4662d92e43SHu Tao     SysBusDevice *sbd = SYS_BUS_DEVICE(dev);
47c0907c9eSPaolo Bonzini 
4862d92e43SHu Tao     sysbus_add_io(sbd, MCH_HOST_BRIDGE_CONFIG_ADDR, &pci->conf_mem);
4962d92e43SHu Tao     sysbus_init_ioports(sbd, MCH_HOST_BRIDGE_CONFIG_ADDR, 4);
50c0907c9eSPaolo Bonzini 
5162d92e43SHu Tao     sysbus_add_io(sbd, MCH_HOST_BRIDGE_CONFIG_DATA, &pci->data_mem);
5262d92e43SHu Tao     sysbus_init_ioports(sbd, MCH_HOST_BRIDGE_CONFIG_DATA, 4);
53c0907c9eSPaolo Bonzini 
54ce88812fSHu Tao     pci->bus = pci_bus_new(DEVICE(s), "pcie.0",
55c0907c9eSPaolo Bonzini                            s->mch.pci_address_space, s->mch.address_space_io,
56c0907c9eSPaolo Bonzini                            0, TYPE_PCIE_BUS);
57621d983aSMarcel Apfelbaum     PC_MACHINE(qdev_get_machine())->bus = pci->bus;
58ce88812fSHu Tao     qdev_set_parent_bus(DEVICE(&s->mch), BUS(pci->bus));
59c0907c9eSPaolo Bonzini     qdev_init_nofail(DEVICE(&s->mch));
60c0907c9eSPaolo Bonzini }
61c0907c9eSPaolo Bonzini 
62568f0690SDavid Gibson static const char *q35_host_root_bus_path(PCIHostState *host_bridge,
63568f0690SDavid Gibson                                           PCIBus *rootbus)
64568f0690SDavid Gibson {
6504c7d8b8SCole Robinson     Q35PCIHost *s = Q35_HOST_DEVICE(host_bridge);
6604c7d8b8SCole Robinson 
67568f0690SDavid Gibson      /* For backwards compat with old device paths */
6804c7d8b8SCole Robinson     if (s->mch.short_root_bus) {
69568f0690SDavid Gibson         return "0000";
70568f0690SDavid Gibson     }
7104c7d8b8SCole Robinson     return "0000:00";
7204c7d8b8SCole Robinson }
73568f0690SDavid Gibson 
7439848901SIgor Mammedov static void q35_host_get_pci_hole_start(Object *obj, Visitor *v,
75d7bce999SEric Blake                                         const char *name, void *opaque,
7639848901SIgor Mammedov                                         Error **errp)
7739848901SIgor Mammedov {
7839848901SIgor Mammedov     Q35PCIHost *s = Q35_HOST_DEVICE(obj);
79a0efbf16SMarkus Armbruster     uint64_t val64;
80a0efbf16SMarkus Armbruster     uint32_t value;
8139848901SIgor Mammedov 
82a0efbf16SMarkus Armbruster     val64 = range_is_empty(&s->mch.pci_hole)
83a0efbf16SMarkus Armbruster         ? 0 : range_lob(&s->mch.pci_hole);
84a0efbf16SMarkus Armbruster     value = val64;
85a0efbf16SMarkus Armbruster     assert(value == val64);
8651e72bc1SEric Blake     visit_type_uint32(v, name, &value, errp);
8739848901SIgor Mammedov }
8839848901SIgor Mammedov 
8939848901SIgor Mammedov static void q35_host_get_pci_hole_end(Object *obj, Visitor *v,
90d7bce999SEric Blake                                       const char *name, void *opaque,
9139848901SIgor Mammedov                                       Error **errp)
9239848901SIgor Mammedov {
9339848901SIgor Mammedov     Q35PCIHost *s = Q35_HOST_DEVICE(obj);
94a0efbf16SMarkus Armbruster     uint64_t val64;
95a0efbf16SMarkus Armbruster     uint32_t value;
9639848901SIgor Mammedov 
97a0efbf16SMarkus Armbruster     val64 = range_is_empty(&s->mch.pci_hole)
98a0efbf16SMarkus Armbruster         ? 0 : range_upb(&s->mch.pci_hole) + 1;
99a0efbf16SMarkus Armbruster     value = val64;
100a0efbf16SMarkus Armbruster     assert(value == val64);
10151e72bc1SEric Blake     visit_type_uint32(v, name, &value, errp);
10239848901SIgor Mammedov }
10339848901SIgor Mammedov 
104*9fa99d25SMarcel Apfelbaum /*
105*9fa99d25SMarcel Apfelbaum  * The 64bit PCI hole start is set by the Guest firmware
106*9fa99d25SMarcel Apfelbaum  * as the address of the first 64bit PCI MEM resource.
107*9fa99d25SMarcel Apfelbaum  * If no PCI device has resources on the 64bit area,
108*9fa99d25SMarcel Apfelbaum  * the 64bit PCI hole will start after "over 4G RAM" and the
109*9fa99d25SMarcel Apfelbaum  * reserved space for memory hotplug if any.
110*9fa99d25SMarcel Apfelbaum  */
11139848901SIgor Mammedov static void q35_host_get_pci_hole64_start(Object *obj, Visitor *v,
112d7bce999SEric Blake                                           const char *name, void *opaque,
11339848901SIgor Mammedov                                           Error **errp)
11439848901SIgor Mammedov {
1158b42d730SMichael S. Tsirkin     PCIHostState *h = PCI_HOST_BRIDGE(obj);
116*9fa99d25SMarcel Apfelbaum     Q35PCIHost *s = Q35_HOST_DEVICE(obj);
1178b42d730SMichael S. Tsirkin     Range w64;
118a0efbf16SMarkus Armbruster     uint64_t value;
11939848901SIgor Mammedov 
1208b42d730SMichael S. Tsirkin     pci_bus_get_w64_range(h->bus, &w64);
121a0efbf16SMarkus Armbruster     value = range_is_empty(&w64) ? 0 : range_lob(&w64);
122*9fa99d25SMarcel Apfelbaum     if (!value && s->pci_hole64_fix) {
123*9fa99d25SMarcel Apfelbaum         value = pc_pci_hole64_start();
124*9fa99d25SMarcel Apfelbaum     }
125a0efbf16SMarkus Armbruster     visit_type_uint64(v, name, &value, errp);
12639848901SIgor Mammedov }
12739848901SIgor Mammedov 
128*9fa99d25SMarcel Apfelbaum /*
129*9fa99d25SMarcel Apfelbaum  * The 64bit PCI hole end is set by the Guest firmware
130*9fa99d25SMarcel Apfelbaum  * as the address of the last 64bit PCI MEM resource.
131*9fa99d25SMarcel Apfelbaum  * Then it is expanded to the PCI_HOST_PROP_PCI_HOLE64_SIZE
132*9fa99d25SMarcel Apfelbaum  * that can be configured by the user.
133*9fa99d25SMarcel Apfelbaum  */
13439848901SIgor Mammedov static void q35_host_get_pci_hole64_end(Object *obj, Visitor *v,
135d7bce999SEric Blake                                         const char *name, void *opaque,
13639848901SIgor Mammedov                                         Error **errp)
13739848901SIgor Mammedov {
1388b42d730SMichael S. Tsirkin     PCIHostState *h = PCI_HOST_BRIDGE(obj);
139*9fa99d25SMarcel Apfelbaum     Q35PCIHost *s = Q35_HOST_DEVICE(obj);
140*9fa99d25SMarcel Apfelbaum     uint64_t hole64_start = pc_pci_hole64_start();
1418b42d730SMichael S. Tsirkin     Range w64;
142*9fa99d25SMarcel Apfelbaum     uint64_t value, hole64_end;
14339848901SIgor Mammedov 
1448b42d730SMichael S. Tsirkin     pci_bus_get_w64_range(h->bus, &w64);
145a0efbf16SMarkus Armbruster     value = range_is_empty(&w64) ? 0 : range_upb(&w64) + 1;
146*9fa99d25SMarcel Apfelbaum     hole64_end = ROUND_UP(hole64_start + s->mch.pci_hole64_size, 1ULL << 30);
147*9fa99d25SMarcel Apfelbaum     if (s->pci_hole64_fix && value < hole64_end) {
148*9fa99d25SMarcel Apfelbaum         value = hole64_end;
149*9fa99d25SMarcel Apfelbaum     }
150a0efbf16SMarkus Armbruster     visit_type_uint64(v, name, &value, errp);
15139848901SIgor Mammedov }
15239848901SIgor Mammedov 
153d7bce999SEric Blake static void q35_host_get_mmcfg_size(Object *obj, Visitor *v, const char *name,
154d7bce999SEric Blake                                     void *opaque, Error **errp)
155cbcaf79eSMichael S. Tsirkin {
156cbcaf79eSMichael S. Tsirkin     PCIExpressHost *e = PCIE_HOST_BRIDGE(obj);
157cbcaf79eSMichael S. Tsirkin 
158d015c4eaSMarc-André Lureau     visit_type_uint64(v, name, &e->size, errp);
159cbcaf79eSMichael S. Tsirkin }
160cbcaf79eSMichael S. Tsirkin 
161*9fa99d25SMarcel Apfelbaum /*
162*9fa99d25SMarcel Apfelbaum  * NOTE: setting defaults for the mch.* fields in this table
163*9fa99d25SMarcel Apfelbaum  * doesn't work, because mch is a separate QOM object that is
164*9fa99d25SMarcel Apfelbaum  * zeroed by the object_initialize(&s->mch, ...) call inside
165*9fa99d25SMarcel Apfelbaum  * q35_host_initfn().  The default values for those
166*9fa99d25SMarcel Apfelbaum  * properties need to be initialized manually by
167*9fa99d25SMarcel Apfelbaum  * q35_host_initfn() after the object_initialize() call.
168*9fa99d25SMarcel Apfelbaum  */
1692f295167SLaszlo Ersek static Property q35_host_props[] = {
17087f65245SMichael S. Tsirkin     DEFINE_PROP_UINT64(PCIE_HOST_MCFG_BASE, Q35PCIHost, parent_obj.base_addr,
171c0907c9eSPaolo Bonzini                         MCH_HOST_BRIDGE_PCIEXBAR_DEFAULT),
17239848901SIgor Mammedov     DEFINE_PROP_SIZE(PCI_HOST_PROP_PCI_HOLE64_SIZE, Q35PCIHost,
173*9fa99d25SMarcel Apfelbaum                      mch.pci_hole64_size, Q35_PCI_HOST_HOLE64_SIZE_DEFAULT),
17404c7d8b8SCole Robinson     DEFINE_PROP_UINT32("short_root_bus", Q35PCIHost, mch.short_root_bus, 0),
175401f2f3eSEfimov Vasily     DEFINE_PROP_SIZE(PCI_HOST_BELOW_4G_MEM_SIZE, Q35PCIHost,
176401f2f3eSEfimov Vasily                      mch.below_4g_mem_size, 0),
177401f2f3eSEfimov Vasily     DEFINE_PROP_SIZE(PCI_HOST_ABOVE_4G_MEM_SIZE, Q35PCIHost,
178401f2f3eSEfimov Vasily                      mch.above_4g_mem_size, 0),
179*9fa99d25SMarcel Apfelbaum     DEFINE_PROP_BOOL("x-pci-hole64-fix", Q35PCIHost, pci_hole64_fix, true),
180c0907c9eSPaolo Bonzini     DEFINE_PROP_END_OF_LIST(),
181c0907c9eSPaolo Bonzini };
182c0907c9eSPaolo Bonzini 
183c0907c9eSPaolo Bonzini static void q35_host_class_init(ObjectClass *klass, void *data)
184c0907c9eSPaolo Bonzini {
185c0907c9eSPaolo Bonzini     DeviceClass *dc = DEVICE_CLASS(klass);
186568f0690SDavid Gibson     PCIHostBridgeClass *hc = PCI_HOST_BRIDGE_CLASS(klass);
187c0907c9eSPaolo Bonzini 
188568f0690SDavid Gibson     hc->root_bus_path = q35_host_root_bus_path;
18962d92e43SHu Tao     dc->realize = q35_host_realize;
1902f295167SLaszlo Ersek     dc->props = q35_host_props;
191bf8d4924SMarcel Apfelbaum     /* Reason: needs to be wired up by pc_q35_init */
192e90f2a8cSEduardo Habkost     dc->user_creatable = false;
193125ee0edSMarcel Apfelbaum     set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
19468c0e134SMichael S. Tsirkin     dc->fw_name = "pci";
195c0907c9eSPaolo Bonzini }
196c0907c9eSPaolo Bonzini 
197c0907c9eSPaolo Bonzini static void q35_host_initfn(Object *obj)
198c0907c9eSPaolo Bonzini {
199c0907c9eSPaolo Bonzini     Q35PCIHost *s = Q35_HOST_DEVICE(obj);
20062d92e43SHu Tao     PCIHostState *phb = PCI_HOST_BRIDGE(obj);
20162d92e43SHu Tao 
20262d92e43SHu Tao     memory_region_init_io(&phb->conf_mem, obj, &pci_host_conf_le_ops, phb,
20362d92e43SHu Tao                           "pci-conf-idx", 4);
20462d92e43SHu Tao     memory_region_init_io(&phb->data_mem, obj, &pci_host_data_le_ops, phb,
20562d92e43SHu Tao                           "pci-conf-data", 4);
206c0907c9eSPaolo Bonzini 
207213f0c4fSAndreas Färber     object_initialize(&s->mch, sizeof(s->mch), TYPE_MCH_PCI_DEVICE);
208c0907c9eSPaolo Bonzini     object_property_add_child(OBJECT(s), "mch", OBJECT(&s->mch), NULL);
209446de8b6SMarc-André Lureau     qdev_prop_set_int32(DEVICE(&s->mch), "addr", PCI_DEVFN(0, 0));
210c0907c9eSPaolo Bonzini     qdev_prop_set_bit(DEVICE(&s->mch), "multifunction", false);
211*9fa99d25SMarcel Apfelbaum     /* mch's object_initialize resets the default value, set it again */
212*9fa99d25SMarcel Apfelbaum     qdev_prop_set_uint64(DEVICE(s), PCI_HOST_PROP_PCI_HOLE64_SIZE,
213*9fa99d25SMarcel Apfelbaum                          Q35_PCI_HOST_HOLE64_SIZE_DEFAULT);
2141e507bb0SMarc-André Lureau     object_property_add(obj, PCI_HOST_PROP_PCI_HOLE_START, "uint32",
21539848901SIgor Mammedov                         q35_host_get_pci_hole_start,
21639848901SIgor Mammedov                         NULL, NULL, NULL, NULL);
21739848901SIgor Mammedov 
2181e507bb0SMarc-André Lureau     object_property_add(obj, PCI_HOST_PROP_PCI_HOLE_END, "uint32",
21939848901SIgor Mammedov                         q35_host_get_pci_hole_end,
22039848901SIgor Mammedov                         NULL, NULL, NULL, NULL);
22139848901SIgor Mammedov 
2221e507bb0SMarc-André Lureau     object_property_add(obj, PCI_HOST_PROP_PCI_HOLE64_START, "uint64",
22339848901SIgor Mammedov                         q35_host_get_pci_hole64_start,
22439848901SIgor Mammedov                         NULL, NULL, NULL, NULL);
22539848901SIgor Mammedov 
2261e507bb0SMarc-André Lureau     object_property_add(obj, PCI_HOST_PROP_PCI_HOLE64_END, "uint64",
22739848901SIgor Mammedov                         q35_host_get_pci_hole64_end,
22839848901SIgor Mammedov                         NULL, NULL, NULL, NULL);
22939848901SIgor Mammedov 
2301e507bb0SMarc-André Lureau     object_property_add(obj, PCIE_HOST_MCFG_SIZE, "uint64",
231cbcaf79eSMichael S. Tsirkin                         q35_host_get_mmcfg_size,
232cbcaf79eSMichael S. Tsirkin                         NULL, NULL, NULL, NULL);
233cbcaf79eSMichael S. Tsirkin 
234401f2f3eSEfimov Vasily     object_property_add_link(obj, MCH_HOST_PROP_RAM_MEM, TYPE_MEMORY_REGION,
235401f2f3eSEfimov Vasily                              (Object **) &s->mch.ram_memory,
236401f2f3eSEfimov Vasily                              qdev_prop_allow_set_link_before_realize, 0, NULL);
237401f2f3eSEfimov Vasily 
238401f2f3eSEfimov Vasily     object_property_add_link(obj, MCH_HOST_PROP_PCI_MEM, TYPE_MEMORY_REGION,
239401f2f3eSEfimov Vasily                              (Object **) &s->mch.pci_address_space,
240401f2f3eSEfimov Vasily                              qdev_prop_allow_set_link_before_realize, 0, NULL);
241401f2f3eSEfimov Vasily 
242401f2f3eSEfimov Vasily     object_property_add_link(obj, MCH_HOST_PROP_SYSTEM_MEM, TYPE_MEMORY_REGION,
243401f2f3eSEfimov Vasily                              (Object **) &s->mch.system_memory,
244401f2f3eSEfimov Vasily                              qdev_prop_allow_set_link_before_realize, 0, NULL);
245401f2f3eSEfimov Vasily 
246401f2f3eSEfimov Vasily     object_property_add_link(obj, MCH_HOST_PROP_IO_MEM, TYPE_MEMORY_REGION,
247401f2f3eSEfimov Vasily                              (Object **) &s->mch.address_space_io,
248401f2f3eSEfimov Vasily                              qdev_prop_allow_set_link_before_realize, 0, NULL);
249401f2f3eSEfimov Vasily 
25039848901SIgor Mammedov     /* Leave enough space for the biggest MCFG BAR */
25139848901SIgor Mammedov     /* TODO: this matches current bios behaviour, but
25239848901SIgor Mammedov      * it's not a power of two, which means an MTRR
25339848901SIgor Mammedov      * can't cover it exactly.
25439848901SIgor Mammedov      */
255a0efbf16SMarkus Armbruster     range_set_bounds(&s->mch.pci_hole,
256a0efbf16SMarkus Armbruster             MCH_HOST_BRIDGE_PCIEXBAR_DEFAULT + MCH_HOST_BRIDGE_PCIEXBAR_MAX,
257a0efbf16SMarkus Armbruster             IO_APIC_DEFAULT_ADDRESS - 1);
258c0907c9eSPaolo Bonzini }
259c0907c9eSPaolo Bonzini 
260c0907c9eSPaolo Bonzini static const TypeInfo q35_host_info = {
261c0907c9eSPaolo Bonzini     .name       = TYPE_Q35_HOST_DEVICE,
262c0907c9eSPaolo Bonzini     .parent     = TYPE_PCIE_HOST_BRIDGE,
263c0907c9eSPaolo Bonzini     .instance_size = sizeof(Q35PCIHost),
264c0907c9eSPaolo Bonzini     .instance_init = q35_host_initfn,
265c0907c9eSPaolo Bonzini     .class_init = q35_host_class_init,
266c0907c9eSPaolo Bonzini };
267c0907c9eSPaolo Bonzini 
268c0907c9eSPaolo Bonzini /****************************************************************************
269c0907c9eSPaolo Bonzini  * MCH D0:F0
270c0907c9eSPaolo Bonzini  */
271c0907c9eSPaolo Bonzini 
272bafc90bdSGerd Hoffmann static uint64_t tseg_blackhole_read(void *ptr, hwaddr reg, unsigned size)
273bafc90bdSGerd Hoffmann {
274bafc90bdSGerd Hoffmann     return 0xffffffff;
275bafc90bdSGerd Hoffmann }
276bafc90bdSGerd Hoffmann 
277bafc90bdSGerd Hoffmann static void tseg_blackhole_write(void *opaque, hwaddr addr, uint64_t val,
278bafc90bdSGerd Hoffmann                                  unsigned width)
279bafc90bdSGerd Hoffmann {
280bafc90bdSGerd Hoffmann     /* nothing */
281bafc90bdSGerd Hoffmann }
282bafc90bdSGerd Hoffmann 
283bafc90bdSGerd Hoffmann static const MemoryRegionOps tseg_blackhole_ops = {
284bafc90bdSGerd Hoffmann     .read = tseg_blackhole_read,
285bafc90bdSGerd Hoffmann     .write = tseg_blackhole_write,
286bafc90bdSGerd Hoffmann     .endianness = DEVICE_NATIVE_ENDIAN,
287bafc90bdSGerd Hoffmann     .valid.min_access_size = 1,
288bafc90bdSGerd Hoffmann     .valid.max_access_size = 4,
289bafc90bdSGerd Hoffmann     .impl.min_access_size = 4,
290bafc90bdSGerd Hoffmann     .impl.max_access_size = 4,
291bafc90bdSGerd Hoffmann     .endianness = DEVICE_LITTLE_ENDIAN,
292bafc90bdSGerd Hoffmann };
293bafc90bdSGerd Hoffmann 
294c0907c9eSPaolo Bonzini /* PCIe MMCFG */
295c0907c9eSPaolo Bonzini static void mch_update_pciexbar(MCHPCIState *mch)
296c0907c9eSPaolo Bonzini {
297ce88812fSHu Tao     PCIDevice *pci_dev = PCI_DEVICE(mch);
298ce88812fSHu Tao     BusState *bus = qdev_get_parent_bus(DEVICE(mch));
299ce88812fSHu Tao     PCIExpressHost *pehb = PCIE_HOST_BRIDGE(bus->parent);
300c0907c9eSPaolo Bonzini 
301c0907c9eSPaolo Bonzini     uint64_t pciexbar;
302c0907c9eSPaolo Bonzini     int enable;
303c0907c9eSPaolo Bonzini     uint64_t addr;
304c0907c9eSPaolo Bonzini     uint64_t addr_mask;
305c0907c9eSPaolo Bonzini     uint32_t length;
306c0907c9eSPaolo Bonzini 
307c0907c9eSPaolo Bonzini     pciexbar = pci_get_quad(pci_dev->config + MCH_HOST_BRIDGE_PCIEXBAR);
308c0907c9eSPaolo Bonzini     enable = pciexbar & MCH_HOST_BRIDGE_PCIEXBAREN;
309c0907c9eSPaolo Bonzini     addr_mask = MCH_HOST_BRIDGE_PCIEXBAR_ADMSK;
310c0907c9eSPaolo Bonzini     switch (pciexbar & MCH_HOST_BRIDGE_PCIEXBAR_LENGTH_MASK) {
311c0907c9eSPaolo Bonzini     case MCH_HOST_BRIDGE_PCIEXBAR_LENGTH_256M:
312c0907c9eSPaolo Bonzini         length = 256 * 1024 * 1024;
313c0907c9eSPaolo Bonzini         break;
314c0907c9eSPaolo Bonzini     case MCH_HOST_BRIDGE_PCIEXBAR_LENGTH_128M:
315c0907c9eSPaolo Bonzini         length = 128 * 1024 * 1024;
316c0907c9eSPaolo Bonzini         addr_mask |= MCH_HOST_BRIDGE_PCIEXBAR_128ADMSK |
317c0907c9eSPaolo Bonzini             MCH_HOST_BRIDGE_PCIEXBAR_64ADMSK;
318c0907c9eSPaolo Bonzini         break;
319c0907c9eSPaolo Bonzini     case MCH_HOST_BRIDGE_PCIEXBAR_LENGTH_64M:
320c0907c9eSPaolo Bonzini         length = 64 * 1024 * 1024;
321c0907c9eSPaolo Bonzini         addr_mask |= MCH_HOST_BRIDGE_PCIEXBAR_64ADMSK;
322c0907c9eSPaolo Bonzini         break;
323c0907c9eSPaolo Bonzini     case MCH_HOST_BRIDGE_PCIEXBAR_LENGTH_RVD:
324c0907c9eSPaolo Bonzini     default:
325c0907c9eSPaolo Bonzini         abort();
326c0907c9eSPaolo Bonzini     }
327c0907c9eSPaolo Bonzini     addr = pciexbar & addr_mask;
328ce88812fSHu Tao     pcie_host_mmcfg_update(pehb, enable, addr, length);
329636228a8SMichael S. Tsirkin     /* Leave enough space for the MCFG BAR */
330636228a8SMichael S. Tsirkin     /*
331636228a8SMichael S. Tsirkin      * TODO: this matches current bios behaviour, but it's not a power of two,
332636228a8SMichael S. Tsirkin      * which means an MTRR can't cover it exactly.
333636228a8SMichael S. Tsirkin      */
334636228a8SMichael S. Tsirkin     if (enable) {
335a0efbf16SMarkus Armbruster         range_set_bounds(&mch->pci_hole,
336a0efbf16SMarkus Armbruster                          addr + length,
337a0efbf16SMarkus Armbruster                          IO_APIC_DEFAULT_ADDRESS - 1);
338636228a8SMichael S. Tsirkin     } else {
339a0efbf16SMarkus Armbruster         range_set_bounds(&mch->pci_hole,
340a0efbf16SMarkus Armbruster                          MCH_HOST_BRIDGE_PCIEXBAR_DEFAULT,
341a0efbf16SMarkus Armbruster                          IO_APIC_DEFAULT_ADDRESS - 1);
342636228a8SMichael S. Tsirkin     }
343c0907c9eSPaolo Bonzini }
344c0907c9eSPaolo Bonzini 
345c0907c9eSPaolo Bonzini /* PAM */
346c0907c9eSPaolo Bonzini static void mch_update_pam(MCHPCIState *mch)
347c0907c9eSPaolo Bonzini {
348ce88812fSHu Tao     PCIDevice *pd = PCI_DEVICE(mch);
349c0907c9eSPaolo Bonzini     int i;
350c0907c9eSPaolo Bonzini 
351c0907c9eSPaolo Bonzini     memory_region_transaction_begin();
352c0907c9eSPaolo Bonzini     for (i = 0; i < 13; i++) {
353c0907c9eSPaolo Bonzini         pam_update(&mch->pam_regions[i], i,
354fa141081SMarc-André Lureau                    pd->config[MCH_HOST_BRIDGE_PAM0 + (DIV_ROUND_UP(i, 2))]);
355c0907c9eSPaolo Bonzini     }
356c0907c9eSPaolo Bonzini     memory_region_transaction_commit();
357c0907c9eSPaolo Bonzini }
358c0907c9eSPaolo Bonzini 
359c0907c9eSPaolo Bonzini /* SMRAM */
360c0907c9eSPaolo Bonzini static void mch_update_smram(MCHPCIState *mch)
361c0907c9eSPaolo Bonzini {
362ce88812fSHu Tao     PCIDevice *pd = PCI_DEVICE(mch);
36364130fa4SPaolo Bonzini     bool h_smrame = (pd->config[MCH_HOST_BRIDGE_ESMRAMC] & MCH_HOST_BRIDGE_ESMRAMC_H_SMRAME);
364bafc90bdSGerd Hoffmann     uint32_t tseg_size;
365ce88812fSHu Tao 
36668c77acfSGerd Hoffmann     /* implement SMRAM.D_LCK */
36768c77acfSGerd Hoffmann     if (pd->config[MCH_HOST_BRIDGE_SMRAM] & MCH_HOST_BRIDGE_SMRAM_D_LCK) {
36868c77acfSGerd Hoffmann         pd->config[MCH_HOST_BRIDGE_SMRAM] &= ~MCH_HOST_BRIDGE_SMRAM_D_OPEN;
36968c77acfSGerd Hoffmann         pd->wmask[MCH_HOST_BRIDGE_SMRAM] = MCH_HOST_BRIDGE_SMRAM_WMASK_LCK;
37068c77acfSGerd Hoffmann         pd->wmask[MCH_HOST_BRIDGE_ESMRAMC] = MCH_HOST_BRIDGE_ESMRAMC_WMASK_LCK;
37168c77acfSGerd Hoffmann     }
37268c77acfSGerd Hoffmann 
373c0907c9eSPaolo Bonzini     memory_region_transaction_begin();
37464130fa4SPaolo Bonzini 
37564130fa4SPaolo Bonzini     if (pd->config[MCH_HOST_BRIDGE_SMRAM] & SMRAM_D_OPEN) {
37664130fa4SPaolo Bonzini         /* Hide (!) low SMRAM if H_SMRAME = 1 */
37764130fa4SPaolo Bonzini         memory_region_set_enabled(&mch->smram_region, h_smrame);
37864130fa4SPaolo Bonzini         /* Show high SMRAM if H_SMRAME = 1 */
37964130fa4SPaolo Bonzini         memory_region_set_enabled(&mch->open_high_smram, h_smrame);
38064130fa4SPaolo Bonzini     } else {
38164130fa4SPaolo Bonzini         /* Hide high SMRAM and low SMRAM */
38264130fa4SPaolo Bonzini         memory_region_set_enabled(&mch->smram_region, true);
38364130fa4SPaolo Bonzini         memory_region_set_enabled(&mch->open_high_smram, false);
38464130fa4SPaolo Bonzini     }
38564130fa4SPaolo Bonzini 
38664130fa4SPaolo Bonzini     if (pd->config[MCH_HOST_BRIDGE_SMRAM] & SMRAM_G_SMRAME) {
38764130fa4SPaolo Bonzini         memory_region_set_enabled(&mch->low_smram, !h_smrame);
38864130fa4SPaolo Bonzini         memory_region_set_enabled(&mch->high_smram, h_smrame);
38964130fa4SPaolo Bonzini     } else {
39064130fa4SPaolo Bonzini         memory_region_set_enabled(&mch->low_smram, false);
39164130fa4SPaolo Bonzini         memory_region_set_enabled(&mch->high_smram, false);
39264130fa4SPaolo Bonzini     }
39364130fa4SPaolo Bonzini 
394bafc90bdSGerd Hoffmann     if (pd->config[MCH_HOST_BRIDGE_ESMRAMC] & MCH_HOST_BRIDGE_ESMRAMC_T_EN) {
395bafc90bdSGerd Hoffmann         switch (pd->config[MCH_HOST_BRIDGE_ESMRAMC] &
396bafc90bdSGerd Hoffmann                 MCH_HOST_BRIDGE_ESMRAMC_TSEG_SZ_MASK) {
397bafc90bdSGerd Hoffmann         case MCH_HOST_BRIDGE_ESMRAMC_TSEG_SZ_1MB:
398bafc90bdSGerd Hoffmann             tseg_size = 1024 * 1024;
399bafc90bdSGerd Hoffmann             break;
400bafc90bdSGerd Hoffmann         case MCH_HOST_BRIDGE_ESMRAMC_TSEG_SZ_2MB:
401bafc90bdSGerd Hoffmann             tseg_size = 1024 * 1024 * 2;
402bafc90bdSGerd Hoffmann             break;
403bafc90bdSGerd Hoffmann         case MCH_HOST_BRIDGE_ESMRAMC_TSEG_SZ_8MB:
404bafc90bdSGerd Hoffmann             tseg_size = 1024 * 1024 * 8;
405bafc90bdSGerd Hoffmann             break;
406bafc90bdSGerd Hoffmann         default:
4072f295167SLaszlo Ersek             tseg_size = 1024 * 1024 * (uint32_t)mch->ext_tseg_mbytes;
408bafc90bdSGerd Hoffmann             break;
409bafc90bdSGerd Hoffmann         }
410bafc90bdSGerd Hoffmann     } else {
411bafc90bdSGerd Hoffmann         tseg_size = 0;
412bafc90bdSGerd Hoffmann     }
413bafc90bdSGerd Hoffmann     memory_region_del_subregion(mch->system_memory, &mch->tseg_blackhole);
414bafc90bdSGerd Hoffmann     memory_region_set_enabled(&mch->tseg_blackhole, tseg_size);
415bafc90bdSGerd Hoffmann     memory_region_set_size(&mch->tseg_blackhole, tseg_size);
416bafc90bdSGerd Hoffmann     memory_region_add_subregion_overlap(mch->system_memory,
417bafc90bdSGerd Hoffmann                                         mch->below_4g_mem_size - tseg_size,
418bafc90bdSGerd Hoffmann                                         &mch->tseg_blackhole, 1);
419bafc90bdSGerd Hoffmann 
420bafc90bdSGerd Hoffmann     memory_region_set_enabled(&mch->tseg_window, tseg_size);
421bafc90bdSGerd Hoffmann     memory_region_set_size(&mch->tseg_window, tseg_size);
422bafc90bdSGerd Hoffmann     memory_region_set_address(&mch->tseg_window,
423bafc90bdSGerd Hoffmann                               mch->below_4g_mem_size - tseg_size);
424bafc90bdSGerd Hoffmann     memory_region_set_alias_offset(&mch->tseg_window,
425bafc90bdSGerd Hoffmann                                    mch->below_4g_mem_size - tseg_size);
426bafc90bdSGerd Hoffmann 
427c0907c9eSPaolo Bonzini     memory_region_transaction_commit();
428c0907c9eSPaolo Bonzini }
429c0907c9eSPaolo Bonzini 
4302f295167SLaszlo Ersek static void mch_update_ext_tseg_mbytes(MCHPCIState *mch)
4312f295167SLaszlo Ersek {
4322f295167SLaszlo Ersek     PCIDevice *pd = PCI_DEVICE(mch);
4332f295167SLaszlo Ersek     uint8_t *reg = pd->config + MCH_HOST_BRIDGE_EXT_TSEG_MBYTES;
4342f295167SLaszlo Ersek 
4352f295167SLaszlo Ersek     if (mch->ext_tseg_mbytes > 0 &&
4362f295167SLaszlo Ersek         pci_get_word(reg) == MCH_HOST_BRIDGE_EXT_TSEG_MBYTES_QUERY) {
4372f295167SLaszlo Ersek         pci_set_word(reg, mch->ext_tseg_mbytes);
4382f295167SLaszlo Ersek     }
4392f295167SLaszlo Ersek }
4402f295167SLaszlo Ersek 
441c0907c9eSPaolo Bonzini static void mch_write_config(PCIDevice *d,
442c0907c9eSPaolo Bonzini                               uint32_t address, uint32_t val, int len)
443c0907c9eSPaolo Bonzini {
444c0907c9eSPaolo Bonzini     MCHPCIState *mch = MCH_PCI_DEVICE(d);
445c0907c9eSPaolo Bonzini 
446c0907c9eSPaolo Bonzini     pci_default_write_config(d, address, val, len);
447c0907c9eSPaolo Bonzini 
448c0907c9eSPaolo Bonzini     if (ranges_overlap(address, len, MCH_HOST_BRIDGE_PAM0,
449c0907c9eSPaolo Bonzini                        MCH_HOST_BRIDGE_PAM_SIZE)) {
450c0907c9eSPaolo Bonzini         mch_update_pam(mch);
451c0907c9eSPaolo Bonzini     }
452c0907c9eSPaolo Bonzini 
453c0907c9eSPaolo Bonzini     if (ranges_overlap(address, len, MCH_HOST_BRIDGE_PCIEXBAR,
454c0907c9eSPaolo Bonzini                        MCH_HOST_BRIDGE_PCIEXBAR_SIZE)) {
455c0907c9eSPaolo Bonzini         mch_update_pciexbar(mch);
456c0907c9eSPaolo Bonzini     }
457c0907c9eSPaolo Bonzini 
458263cf436SBALATON Zoltan     if (ranges_overlap(address, len, MCH_HOST_BRIDGE_SMRAM,
459263cf436SBALATON Zoltan                        MCH_HOST_BRIDGE_SMRAM_SIZE)) {
460c0907c9eSPaolo Bonzini         mch_update_smram(mch);
461c0907c9eSPaolo Bonzini     }
4622f295167SLaszlo Ersek 
4632f295167SLaszlo Ersek     if (ranges_overlap(address, len, MCH_HOST_BRIDGE_EXT_TSEG_MBYTES,
4642f295167SLaszlo Ersek                        MCH_HOST_BRIDGE_EXT_TSEG_MBYTES_SIZE)) {
4652f295167SLaszlo Ersek         mch_update_ext_tseg_mbytes(mch);
4662f295167SLaszlo Ersek     }
467c0907c9eSPaolo Bonzini }
468c0907c9eSPaolo Bonzini 
469c0907c9eSPaolo Bonzini static void mch_update(MCHPCIState *mch)
470c0907c9eSPaolo Bonzini {
471c0907c9eSPaolo Bonzini     mch_update_pciexbar(mch);
472c0907c9eSPaolo Bonzini     mch_update_pam(mch);
473c0907c9eSPaolo Bonzini     mch_update_smram(mch);
4742f295167SLaszlo Ersek     mch_update_ext_tseg_mbytes(mch);
475c0907c9eSPaolo Bonzini }
476c0907c9eSPaolo Bonzini 
477c0907c9eSPaolo Bonzini static int mch_post_load(void *opaque, int version_id)
478c0907c9eSPaolo Bonzini {
479c0907c9eSPaolo Bonzini     MCHPCIState *mch = opaque;
480c0907c9eSPaolo Bonzini     mch_update(mch);
481c0907c9eSPaolo Bonzini     return 0;
482c0907c9eSPaolo Bonzini }
483c0907c9eSPaolo Bonzini 
484c0907c9eSPaolo Bonzini static const VMStateDescription vmstate_mch = {
485c0907c9eSPaolo Bonzini     .name = "mch",
486c0907c9eSPaolo Bonzini     .version_id = 1,
487c0907c9eSPaolo Bonzini     .minimum_version_id = 1,
488c0907c9eSPaolo Bonzini     .post_load = mch_post_load,
489c0907c9eSPaolo Bonzini     .fields = (VMStateField[]) {
490ce88812fSHu Tao         VMSTATE_PCI_DEVICE(parent_obj, MCHPCIState),
491f809c605SPaolo Bonzini         /* Used to be smm_enabled, which was basically always zero because
492f809c605SPaolo Bonzini          * SeaBIOS hardly uses SMM.  SMRAM is now handled by CPU code.
493f809c605SPaolo Bonzini          */
494f809c605SPaolo Bonzini         VMSTATE_UNUSED(1),
495c0907c9eSPaolo Bonzini         VMSTATE_END_OF_LIST()
496c0907c9eSPaolo Bonzini     }
497c0907c9eSPaolo Bonzini };
498c0907c9eSPaolo Bonzini 
499c0907c9eSPaolo Bonzini static void mch_reset(DeviceState *qdev)
500c0907c9eSPaolo Bonzini {
501c0907c9eSPaolo Bonzini     PCIDevice *d = PCI_DEVICE(qdev);
502c0907c9eSPaolo Bonzini     MCHPCIState *mch = MCH_PCI_DEVICE(d);
503c0907c9eSPaolo Bonzini 
504c0907c9eSPaolo Bonzini     pci_set_quad(d->config + MCH_HOST_BRIDGE_PCIEXBAR,
505c0907c9eSPaolo Bonzini                  MCH_HOST_BRIDGE_PCIEXBAR_DEFAULT);
506c0907c9eSPaolo Bonzini 
507263cf436SBALATON Zoltan     d->config[MCH_HOST_BRIDGE_SMRAM] = MCH_HOST_BRIDGE_SMRAM_DEFAULT;
50877447524SGerd Hoffmann     d->config[MCH_HOST_BRIDGE_ESMRAMC] = MCH_HOST_BRIDGE_ESMRAMC_DEFAULT;
509b66a67d7SGerd Hoffmann     d->wmask[MCH_HOST_BRIDGE_SMRAM] = MCH_HOST_BRIDGE_SMRAM_WMASK;
510b66a67d7SGerd Hoffmann     d->wmask[MCH_HOST_BRIDGE_ESMRAMC] = MCH_HOST_BRIDGE_ESMRAMC_WMASK;
511c0907c9eSPaolo Bonzini 
5122f295167SLaszlo Ersek     if (mch->ext_tseg_mbytes > 0) {
5132f295167SLaszlo Ersek         pci_set_word(d->config + MCH_HOST_BRIDGE_EXT_TSEG_MBYTES,
5142f295167SLaszlo Ersek                      MCH_HOST_BRIDGE_EXT_TSEG_MBYTES_QUERY);
5152f295167SLaszlo Ersek     }
5162f295167SLaszlo Ersek 
517c0907c9eSPaolo Bonzini     mch_update(mch);
518c0907c9eSPaolo Bonzini }
519c0907c9eSPaolo Bonzini 
5209af21dbeSMarkus Armbruster static void mch_realize(PCIDevice *d, Error **errp)
521c0907c9eSPaolo Bonzini {
522c0907c9eSPaolo Bonzini     int i;
523c0907c9eSPaolo Bonzini     MCHPCIState *mch = MCH_PCI_DEVICE(d);
524c0907c9eSPaolo Bonzini 
5252f295167SLaszlo Ersek     if (mch->ext_tseg_mbytes > MCH_HOST_BRIDGE_EXT_TSEG_MBYTES_MAX) {
5262f295167SLaszlo Ersek         error_setg(errp, "invalid extended-tseg-mbytes value: %" PRIu16,
5272f295167SLaszlo Ersek                    mch->ext_tseg_mbytes);
5282f295167SLaszlo Ersek         return;
5292f295167SLaszlo Ersek     }
5302f295167SLaszlo Ersek 
53183d08f26SMichael S. Tsirkin     /* setup pci memory mapping */
53283d08f26SMichael S. Tsirkin     pc_pci_as_mapping_init(OBJECT(mch), mch->system_memory,
53383d08f26SMichael S. Tsirkin                            mch->pci_address_space);
53439848901SIgor Mammedov 
535fe6567d5SPaolo Bonzini     /* if *disabled* show SMRAM to all CPUs */
53640c5dce9SPaolo Bonzini     memory_region_init_alias(&mch->smram_region, OBJECT(mch), "smram-region",
537c0907c9eSPaolo Bonzini                              mch->pci_address_space, 0xa0000, 0x20000);
538c0907c9eSPaolo Bonzini     memory_region_add_subregion_overlap(mch->system_memory, 0xa0000,
539c0907c9eSPaolo Bonzini                                         &mch->smram_region, 1);
540fe6567d5SPaolo Bonzini     memory_region_set_enabled(&mch->smram_region, true);
541fe6567d5SPaolo Bonzini 
54264130fa4SPaolo Bonzini     memory_region_init_alias(&mch->open_high_smram, OBJECT(mch), "smram-open-high",
54364130fa4SPaolo Bonzini                              mch->ram_memory, 0xa0000, 0x20000);
54464130fa4SPaolo Bonzini     memory_region_add_subregion_overlap(mch->system_memory, 0xfeda0000,
54564130fa4SPaolo Bonzini                                         &mch->open_high_smram, 1);
54664130fa4SPaolo Bonzini     memory_region_set_enabled(&mch->open_high_smram, false);
54764130fa4SPaolo Bonzini 
548fe6567d5SPaolo Bonzini     /* smram, as seen by SMM CPUs */
549fe6567d5SPaolo Bonzini     memory_region_init(&mch->smram, OBJECT(mch), "smram", 1ull << 32);
550fe6567d5SPaolo Bonzini     memory_region_set_enabled(&mch->smram, true);
551fe6567d5SPaolo Bonzini     memory_region_init_alias(&mch->low_smram, OBJECT(mch), "smram-low",
552f809c605SPaolo Bonzini                              mch->ram_memory, 0xa0000, 0x20000);
553fe6567d5SPaolo Bonzini     memory_region_set_enabled(&mch->low_smram, true);
554fe6567d5SPaolo Bonzini     memory_region_add_subregion(&mch->smram, 0xa0000, &mch->low_smram);
55564130fa4SPaolo Bonzini     memory_region_init_alias(&mch->high_smram, OBJECT(mch), "smram-high",
55664130fa4SPaolo Bonzini                              mch->ram_memory, 0xa0000, 0x20000);
55764130fa4SPaolo Bonzini     memory_region_set_enabled(&mch->high_smram, true);
55864130fa4SPaolo Bonzini     memory_region_add_subregion(&mch->smram, 0xfeda0000, &mch->high_smram);
559bafc90bdSGerd Hoffmann 
560bafc90bdSGerd Hoffmann     memory_region_init_io(&mch->tseg_blackhole, OBJECT(mch),
561bafc90bdSGerd Hoffmann                           &tseg_blackhole_ops, NULL,
562bafc90bdSGerd Hoffmann                           "tseg-blackhole", 0);
563bafc90bdSGerd Hoffmann     memory_region_set_enabled(&mch->tseg_blackhole, false);
564bafc90bdSGerd Hoffmann     memory_region_add_subregion_overlap(mch->system_memory,
565bafc90bdSGerd Hoffmann                                         mch->below_4g_mem_size,
566bafc90bdSGerd Hoffmann                                         &mch->tseg_blackhole, 1);
567bafc90bdSGerd Hoffmann 
568bafc90bdSGerd Hoffmann     memory_region_init_alias(&mch->tseg_window, OBJECT(mch), "tseg-window",
569bafc90bdSGerd Hoffmann                              mch->ram_memory, mch->below_4g_mem_size, 0);
570bafc90bdSGerd Hoffmann     memory_region_set_enabled(&mch->tseg_window, false);
571bafc90bdSGerd Hoffmann     memory_region_add_subregion(&mch->smram, mch->below_4g_mem_size,
572bafc90bdSGerd Hoffmann                                 &mch->tseg_window);
573fe6567d5SPaolo Bonzini     object_property_add_const_link(qdev_get_machine(), "smram",
574fe6567d5SPaolo Bonzini                                    OBJECT(&mch->smram), &error_abort);
575fe6567d5SPaolo Bonzini 
576ac40aa15SLe Tan     init_pam(DEVICE(mch), mch->ram_memory, mch->system_memory,
577ac40aa15SLe Tan              mch->pci_address_space, &mch->pam_regions[0],
578ac40aa15SLe Tan              PAM_BIOS_BASE, PAM_BIOS_SIZE);
579c0907c9eSPaolo Bonzini     for (i = 0; i < 12; ++i) {
580ac40aa15SLe Tan         init_pam(DEVICE(mch), mch->ram_memory, mch->system_memory,
581ac40aa15SLe Tan                  mch->pci_address_space, &mch->pam_regions[i+1],
582ac40aa15SLe Tan                  PAM_EXPAN_BASE + i * PAM_EXPAN_SIZE, PAM_EXPAN_SIZE);
583c0907c9eSPaolo Bonzini     }
584c0907c9eSPaolo Bonzini }
585c0907c9eSPaolo Bonzini 
5866f1426abSMichael S. Tsirkin uint64_t mch_mcfg_base(void)
5876f1426abSMichael S. Tsirkin {
5886f1426abSMichael S. Tsirkin     bool ambiguous;
5896f1426abSMichael S. Tsirkin     Object *o = object_resolve_path_type("", TYPE_MCH_PCI_DEVICE, &ambiguous);
5906f1426abSMichael S. Tsirkin     if (!o) {
5916f1426abSMichael S. Tsirkin         return 0;
5926f1426abSMichael S. Tsirkin     }
5936f1426abSMichael S. Tsirkin     return MCH_HOST_BRIDGE_PCIEXBAR_DEFAULT;
5946f1426abSMichael S. Tsirkin }
5956f1426abSMichael S. Tsirkin 
5962f295167SLaszlo Ersek static Property mch_props[] = {
5972f295167SLaszlo Ersek     DEFINE_PROP_UINT16("extended-tseg-mbytes", MCHPCIState, ext_tseg_mbytes,
5982f295167SLaszlo Ersek                        16),
5992f295167SLaszlo Ersek     DEFINE_PROP_END_OF_LIST(),
6002f295167SLaszlo Ersek };
6012f295167SLaszlo Ersek 
602c0907c9eSPaolo Bonzini static void mch_class_init(ObjectClass *klass, void *data)
603c0907c9eSPaolo Bonzini {
604c0907c9eSPaolo Bonzini     PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
605c0907c9eSPaolo Bonzini     DeviceClass *dc = DEVICE_CLASS(klass);
606c0907c9eSPaolo Bonzini 
6079af21dbeSMarkus Armbruster     k->realize = mch_realize;
608c0907c9eSPaolo Bonzini     k->config_write = mch_write_config;
609c0907c9eSPaolo Bonzini     dc->reset = mch_reset;
6102f295167SLaszlo Ersek     dc->props = mch_props;
611125ee0edSMarcel Apfelbaum     set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
612c0907c9eSPaolo Bonzini     dc->desc = "Host bridge";
613c0907c9eSPaolo Bonzini     dc->vmsd = &vmstate_mch;
614c0907c9eSPaolo Bonzini     k->vendor_id = PCI_VENDOR_ID_INTEL;
615c0907c9eSPaolo Bonzini     k->device_id = PCI_DEVICE_ID_INTEL_Q35_MCH;
616451f7846SRichard W.M. Jones     k->revision = MCH_HOST_BRIDGE_REVISION_DEFAULT;
617c0907c9eSPaolo Bonzini     k->class_id = PCI_CLASS_BRIDGE_HOST;
61808c58f92SMarkus Armbruster     /*
61908c58f92SMarkus Armbruster      * PCI-facing part of the host bridge, not usable without the
62008c58f92SMarkus Armbruster      * host-facing part, which can't be device_add'ed, yet.
62108c58f92SMarkus Armbruster      */
622e90f2a8cSEduardo Habkost     dc->user_creatable = false;
623c0907c9eSPaolo Bonzini }
624c0907c9eSPaolo Bonzini 
625c0907c9eSPaolo Bonzini static const TypeInfo mch_info = {
626c0907c9eSPaolo Bonzini     .name = TYPE_MCH_PCI_DEVICE,
627c0907c9eSPaolo Bonzini     .parent = TYPE_PCI_DEVICE,
628c0907c9eSPaolo Bonzini     .instance_size = sizeof(MCHPCIState),
629c0907c9eSPaolo Bonzini     .class_init = mch_class_init,
630fd3b02c8SEduardo Habkost     .interfaces = (InterfaceInfo[]) {
631fd3b02c8SEduardo Habkost         { INTERFACE_CONVENTIONAL_PCI_DEVICE },
632fd3b02c8SEduardo Habkost         { },
633fd3b02c8SEduardo Habkost     },
634c0907c9eSPaolo Bonzini };
635c0907c9eSPaolo Bonzini 
636c0907c9eSPaolo Bonzini static void q35_register(void)
637c0907c9eSPaolo Bonzini {
638c0907c9eSPaolo Bonzini     type_register_static(&mch_info);
639c0907c9eSPaolo Bonzini     type_register_static(&q35_host_info);
640c0907c9eSPaolo Bonzini }
641c0907c9eSPaolo Bonzini 
642c0907c9eSPaolo Bonzini type_init(q35_register);
643