xref: /qemu/hw/pci-host/trace-events (revision 727385c4)
1# See docs/devel/tracing.rst for syntax documentation.
2
3# bonito.c
4bonito_spciconf_small_access(uint64_t addr, unsigned size) "PCI config address is smaller then 32-bit, addr: 0x%"PRIx64", size: %u"
5
6# grackle.c
7grackle_set_irq(int irq_num, int level) "set_irq num %d level %d"
8
9# mv64361.c
10mv64361_region_map(const char *name, uint64_t poffs, uint64_t size, uint64_t moffs) "Mapping %s 0x%"PRIx64"+0x%"PRIx64" @ 0x%"PRIx64
11mv64361_region_enable(const char *op, int num) "Should %s region %d"
12mv64361_reg_read(uint64_t addr, uint32_t val) "0x%"PRIx64" -> 0x%x"
13mv64361_reg_write(uint64_t addr, uint64_t val) "0x%"PRIx64" <- 0x%"PRIx64
14
15# sabre.c
16sabre_set_request(int irq_num) "request irq %d"
17sabre_clear_request(int irq_num) "clear request irq %d"
18sabre_config_write(uint64_t addr, uint64_t val) "addr 0x%"PRIx64" val 0x%"PRIx64
19sabre_config_read(uint64_t addr, uint64_t val) "addr 0x%"PRIx64" val 0x%"PRIx64
20sabre_pci_config_write(uint64_t addr, uint64_t val) "addr 0x%"PRIx64" val 0x%"PRIx64
21sabre_pci_config_read(uint64_t addr, uint64_t val) "addr 0x%"PRIx64" val 0x%"PRIx64
22sabre_pci_set_irq(int irq_num, int level) "set irq_in %d level %d"
23sabre_pci_set_obio_irq(int irq_num, int level) "set irq %d level %d"
24
25# uninorth.c
26unin_set_irq(int irq_num, int level) "setting INT %d = %d"
27unin_get_config_reg(uint32_t reg, uint32_t addr, uint32_t retval) "converted config space accessor 0x%"PRIx32 "/0x%"PRIx32 " -> 0x%"PRIx32
28unin_data_write(uint64_t addr, unsigned len, uint64_t val) "write addr 0x%"PRIx64 " len %d val 0x%"PRIx64
29unin_data_read(uint64_t addr, unsigned len, uint64_t val) "read addr 0x%"PRIx64 " len %d val 0x%"PRIx64
30unin_write(uint64_t addr, uint64_t value) "addr=0x%" PRIx64 " val=0x%"PRIx64
31unin_read(uint64_t addr, uint64_t value) "addr=0x%" PRIx64 " val=0x%"PRIx64
32
33# pnv_phb4.c
34pnv_phb4_xive_notify(uint64_t notif_port, uint64_t data) "notif=@0x%"PRIx64" data=0x%"PRIx64
35