156f6e31eSBin Meng /* 256f6e31eSBin Meng * QEMU RISC-V Board Compatible with Microchip PolarFire SoC Icicle Kit 356f6e31eSBin Meng * 456f6e31eSBin Meng * Copyright (c) 2020 Wind River Systems, Inc. 556f6e31eSBin Meng * 656f6e31eSBin Meng * Author: 756f6e31eSBin Meng * Bin Meng <bin.meng@windriver.com> 856f6e31eSBin Meng * 956f6e31eSBin Meng * Provides a board compatible with the Microchip PolarFire SoC Icicle Kit 1056f6e31eSBin Meng * 1156f6e31eSBin Meng * 0) CLINT (Core Level Interruptor) 1256f6e31eSBin Meng * 1) PLIC (Platform Level Interrupt Controller) 1356f6e31eSBin Meng * 2) eNVM (Embedded Non-Volatile Memory) 148f2ac39dSBin Meng * 3) MMUARTs (Multi-Mode UART) 15898dc008SBin Meng * 4) Cadence eMMC/SDHC controller and an SD card connected to it 167124e27bSBin Meng * 5) SiFive Platform DMA (Direct Memory Access Controller) 17*47374b07SBin Meng * 6) GEM (Gigabit Ethernet MAC Controller) 1856f6e31eSBin Meng * 1956f6e31eSBin Meng * This board currently generates devicetree dynamically that indicates at least 2056f6e31eSBin Meng * two harts and up to five harts. 2156f6e31eSBin Meng * 2256f6e31eSBin Meng * This program is free software; you can redistribute it and/or modify it 2356f6e31eSBin Meng * under the terms and conditions of the GNU General Public License, 2456f6e31eSBin Meng * version 2 or later, as published by the Free Software Foundation. 2556f6e31eSBin Meng * 2656f6e31eSBin Meng * This program is distributed in the hope it will be useful, but WITHOUT 2756f6e31eSBin Meng * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or 2856f6e31eSBin Meng * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for 2956f6e31eSBin Meng * more details. 3056f6e31eSBin Meng * 3156f6e31eSBin Meng * You should have received a copy of the GNU General Public License along with 3256f6e31eSBin Meng * this program. If not, see <http://www.gnu.org/licenses/>. 3356f6e31eSBin Meng */ 3456f6e31eSBin Meng 3556f6e31eSBin Meng #include "qemu/osdep.h" 3656f6e31eSBin Meng #include "qemu/error-report.h" 3756f6e31eSBin Meng #include "qemu/log.h" 3856f6e31eSBin Meng #include "qemu/units.h" 3956f6e31eSBin Meng #include "qemu/cutils.h" 4056f6e31eSBin Meng #include "qapi/error.h" 4156f6e31eSBin Meng #include "hw/boards.h" 4256f6e31eSBin Meng #include "hw/irq.h" 4356f6e31eSBin Meng #include "hw/loader.h" 4456f6e31eSBin Meng #include "hw/sysbus.h" 458f2ac39dSBin Meng #include "chardev/char.h" 4656f6e31eSBin Meng #include "hw/cpu/cluster.h" 4756f6e31eSBin Meng #include "target/riscv/cpu.h" 4856f6e31eSBin Meng #include "hw/misc/unimp.h" 4956f6e31eSBin Meng #include "hw/riscv/boot.h" 5056f6e31eSBin Meng #include "hw/riscv/riscv_hart.h" 5156f6e31eSBin Meng #include "hw/riscv/sifive_clint.h" 5256f6e31eSBin Meng #include "hw/riscv/sifive_plic.h" 5356f6e31eSBin Meng #include "hw/riscv/microchip_pfsoc.h" 548f2ac39dSBin Meng #include "sysemu/sysemu.h" 5556f6e31eSBin Meng 5656f6e31eSBin Meng /* 5756f6e31eSBin Meng * The BIOS image used by this machine is called Hart Software Services (HSS). 5856f6e31eSBin Meng * See https://github.com/polarfire-soc/hart-software-services 5956f6e31eSBin Meng */ 6056f6e31eSBin Meng #define BIOS_FILENAME "hss.bin" 6156f6e31eSBin Meng #define RESET_VECTOR 0x20220000 6256f6e31eSBin Meng 63*47374b07SBin Meng /* GEM version */ 64*47374b07SBin Meng #define GEM_REVISION 0x0107010c 65*47374b07SBin Meng 6656f6e31eSBin Meng static const struct MemmapEntry { 6756f6e31eSBin Meng hwaddr base; 6856f6e31eSBin Meng hwaddr size; 6956f6e31eSBin Meng } microchip_pfsoc_memmap[] = { 7056f6e31eSBin Meng [MICROCHIP_PFSOC_DEBUG] = { 0x0, 0x1000 }, 7156f6e31eSBin Meng [MICROCHIP_PFSOC_E51_DTIM] = { 0x1000000, 0x2000 }, 7256f6e31eSBin Meng [MICROCHIP_PFSOC_BUSERR_UNIT0] = { 0x1700000, 0x1000 }, 7356f6e31eSBin Meng [MICROCHIP_PFSOC_BUSERR_UNIT1] = { 0x1701000, 0x1000 }, 7456f6e31eSBin Meng [MICROCHIP_PFSOC_BUSERR_UNIT2] = { 0x1702000, 0x1000 }, 7556f6e31eSBin Meng [MICROCHIP_PFSOC_BUSERR_UNIT3] = { 0x1703000, 0x1000 }, 7656f6e31eSBin Meng [MICROCHIP_PFSOC_BUSERR_UNIT4] = { 0x1704000, 0x1000 }, 7756f6e31eSBin Meng [MICROCHIP_PFSOC_CLINT] = { 0x2000000, 0x10000 }, 7856f6e31eSBin Meng [MICROCHIP_PFSOC_L2CC] = { 0x2010000, 0x1000 }, 797124e27bSBin Meng [MICROCHIP_PFSOC_DMA] = { 0x3000000, 0x100000 }, 8056f6e31eSBin Meng [MICROCHIP_PFSOC_L2LIM] = { 0x8000000, 0x2000000 }, 8156f6e31eSBin Meng [MICROCHIP_PFSOC_PLIC] = { 0xc000000, 0x4000000 }, 828f2ac39dSBin Meng [MICROCHIP_PFSOC_MMUART0] = { 0x20000000, 0x1000 }, 8356f6e31eSBin Meng [MICROCHIP_PFSOC_SYSREG] = { 0x20002000, 0x2000 }, 8456f6e31eSBin Meng [MICROCHIP_PFSOC_MPUCFG] = { 0x20005000, 0x1000 }, 85898dc008SBin Meng [MICROCHIP_PFSOC_EMMC_SD] = { 0x20008000, 0x1000 }, 868f2ac39dSBin Meng [MICROCHIP_PFSOC_MMUART1] = { 0x20100000, 0x1000 }, 878f2ac39dSBin Meng [MICROCHIP_PFSOC_MMUART2] = { 0x20102000, 0x1000 }, 888f2ac39dSBin Meng [MICROCHIP_PFSOC_MMUART3] = { 0x20104000, 0x1000 }, 898f2ac39dSBin Meng [MICROCHIP_PFSOC_MMUART4] = { 0x20106000, 0x1000 }, 90*47374b07SBin Meng [MICROCHIP_PFSOC_GEM0] = { 0x20110000, 0x2000 }, 91*47374b07SBin Meng [MICROCHIP_PFSOC_GEM1] = { 0x20112000, 0x2000 }, 9256f6e31eSBin Meng [MICROCHIP_PFSOC_ENVM_CFG] = { 0x20200000, 0x1000 }, 9356f6e31eSBin Meng [MICROCHIP_PFSOC_ENVM_DATA] = { 0x20220000, 0x20000 }, 9456f6e31eSBin Meng [MICROCHIP_PFSOC_IOSCB_CFG] = { 0x37080000, 0x1000 }, 9556f6e31eSBin Meng [MICROCHIP_PFSOC_DRAM] = { 0x80000000, 0x0 }, 9656f6e31eSBin Meng }; 9756f6e31eSBin Meng 9856f6e31eSBin Meng static void microchip_pfsoc_soc_instance_init(Object *obj) 9956f6e31eSBin Meng { 10056f6e31eSBin Meng MachineState *ms = MACHINE(qdev_get_machine()); 10156f6e31eSBin Meng MicrochipPFSoCState *s = MICROCHIP_PFSOC(obj); 10256f6e31eSBin Meng 10356f6e31eSBin Meng object_initialize_child(obj, "e-cluster", &s->e_cluster, TYPE_CPU_CLUSTER); 10456f6e31eSBin Meng qdev_prop_set_uint32(DEVICE(&s->e_cluster), "cluster-id", 0); 10556f6e31eSBin Meng 10656f6e31eSBin Meng object_initialize_child(OBJECT(&s->e_cluster), "e-cpus", &s->e_cpus, 10756f6e31eSBin Meng TYPE_RISCV_HART_ARRAY); 10856f6e31eSBin Meng qdev_prop_set_uint32(DEVICE(&s->e_cpus), "num-harts", 1); 10956f6e31eSBin Meng qdev_prop_set_uint32(DEVICE(&s->e_cpus), "hartid-base", 0); 11056f6e31eSBin Meng qdev_prop_set_string(DEVICE(&s->e_cpus), "cpu-type", 11156f6e31eSBin Meng TYPE_RISCV_CPU_SIFIVE_E51); 11256f6e31eSBin Meng qdev_prop_set_uint64(DEVICE(&s->e_cpus), "resetvec", RESET_VECTOR); 11356f6e31eSBin Meng 11456f6e31eSBin Meng object_initialize_child(obj, "u-cluster", &s->u_cluster, TYPE_CPU_CLUSTER); 11556f6e31eSBin Meng qdev_prop_set_uint32(DEVICE(&s->u_cluster), "cluster-id", 1); 11656f6e31eSBin Meng 11756f6e31eSBin Meng object_initialize_child(OBJECT(&s->u_cluster), "u-cpus", &s->u_cpus, 11856f6e31eSBin Meng TYPE_RISCV_HART_ARRAY); 11956f6e31eSBin Meng qdev_prop_set_uint32(DEVICE(&s->u_cpus), "num-harts", ms->smp.cpus - 1); 12056f6e31eSBin Meng qdev_prop_set_uint32(DEVICE(&s->u_cpus), "hartid-base", 1); 12156f6e31eSBin Meng qdev_prop_set_string(DEVICE(&s->u_cpus), "cpu-type", 12256f6e31eSBin Meng TYPE_RISCV_CPU_SIFIVE_U54); 12356f6e31eSBin Meng qdev_prop_set_uint64(DEVICE(&s->u_cpus), "resetvec", RESET_VECTOR); 124898dc008SBin Meng 1257124e27bSBin Meng object_initialize_child(obj, "dma-controller", &s->dma, 1267124e27bSBin Meng TYPE_SIFIVE_PDMA); 1277124e27bSBin Meng 128*47374b07SBin Meng object_initialize_child(obj, "gem0", &s->gem0, TYPE_CADENCE_GEM); 129*47374b07SBin Meng object_initialize_child(obj, "gem1", &s->gem1, TYPE_CADENCE_GEM); 130*47374b07SBin Meng 131898dc008SBin Meng object_initialize_child(obj, "sd-controller", &s->sdhci, 132898dc008SBin Meng TYPE_CADENCE_SDHCI); 13356f6e31eSBin Meng } 13456f6e31eSBin Meng 13556f6e31eSBin Meng static void microchip_pfsoc_soc_realize(DeviceState *dev, Error **errp) 13656f6e31eSBin Meng { 13756f6e31eSBin Meng MachineState *ms = MACHINE(qdev_get_machine()); 13856f6e31eSBin Meng MicrochipPFSoCState *s = MICROCHIP_PFSOC(dev); 13956f6e31eSBin Meng const struct MemmapEntry *memmap = microchip_pfsoc_memmap; 14056f6e31eSBin Meng MemoryRegion *system_memory = get_system_memory(); 14156f6e31eSBin Meng MemoryRegion *e51_dtim_mem = g_new(MemoryRegion, 1); 14256f6e31eSBin Meng MemoryRegion *l2lim_mem = g_new(MemoryRegion, 1); 14356f6e31eSBin Meng MemoryRegion *envm_data = g_new(MemoryRegion, 1); 14456f6e31eSBin Meng char *plic_hart_config; 14556f6e31eSBin Meng size_t plic_hart_config_len; 146*47374b07SBin Meng NICInfo *nd; 14756f6e31eSBin Meng int i; 14856f6e31eSBin Meng 14956f6e31eSBin Meng sysbus_realize(SYS_BUS_DEVICE(&s->e_cpus), &error_abort); 15056f6e31eSBin Meng sysbus_realize(SYS_BUS_DEVICE(&s->u_cpus), &error_abort); 15156f6e31eSBin Meng /* 15256f6e31eSBin Meng * The cluster must be realized after the RISC-V hart array container, 15356f6e31eSBin Meng * as the container's CPU object is only created on realize, and the 15456f6e31eSBin Meng * CPU must exist and have been parented into the cluster before the 15556f6e31eSBin Meng * cluster is realized. 15656f6e31eSBin Meng */ 15756f6e31eSBin Meng qdev_realize(DEVICE(&s->e_cluster), NULL, &error_abort); 15856f6e31eSBin Meng qdev_realize(DEVICE(&s->u_cluster), NULL, &error_abort); 15956f6e31eSBin Meng 16056f6e31eSBin Meng /* E51 DTIM */ 16156f6e31eSBin Meng memory_region_init_ram(e51_dtim_mem, NULL, "microchip.pfsoc.e51_dtim_mem", 16256f6e31eSBin Meng memmap[MICROCHIP_PFSOC_E51_DTIM].size, &error_fatal); 16356f6e31eSBin Meng memory_region_add_subregion(system_memory, 16456f6e31eSBin Meng memmap[MICROCHIP_PFSOC_E51_DTIM].base, 16556f6e31eSBin Meng e51_dtim_mem); 16656f6e31eSBin Meng 16756f6e31eSBin Meng /* Bus Error Units */ 16856f6e31eSBin Meng create_unimplemented_device("microchip.pfsoc.buserr_unit0_mem", 16956f6e31eSBin Meng memmap[MICROCHIP_PFSOC_BUSERR_UNIT0].base, 17056f6e31eSBin Meng memmap[MICROCHIP_PFSOC_BUSERR_UNIT0].size); 17156f6e31eSBin Meng create_unimplemented_device("microchip.pfsoc.buserr_unit1_mem", 17256f6e31eSBin Meng memmap[MICROCHIP_PFSOC_BUSERR_UNIT1].base, 17356f6e31eSBin Meng memmap[MICROCHIP_PFSOC_BUSERR_UNIT1].size); 17456f6e31eSBin Meng create_unimplemented_device("microchip.pfsoc.buserr_unit2_mem", 17556f6e31eSBin Meng memmap[MICROCHIP_PFSOC_BUSERR_UNIT2].base, 17656f6e31eSBin Meng memmap[MICROCHIP_PFSOC_BUSERR_UNIT2].size); 17756f6e31eSBin Meng create_unimplemented_device("microchip.pfsoc.buserr_unit3_mem", 17856f6e31eSBin Meng memmap[MICROCHIP_PFSOC_BUSERR_UNIT3].base, 17956f6e31eSBin Meng memmap[MICROCHIP_PFSOC_BUSERR_UNIT3].size); 18056f6e31eSBin Meng create_unimplemented_device("microchip.pfsoc.buserr_unit4_mem", 18156f6e31eSBin Meng memmap[MICROCHIP_PFSOC_BUSERR_UNIT4].base, 18256f6e31eSBin Meng memmap[MICROCHIP_PFSOC_BUSERR_UNIT4].size); 18356f6e31eSBin Meng 18456f6e31eSBin Meng /* CLINT */ 18556f6e31eSBin Meng sifive_clint_create(memmap[MICROCHIP_PFSOC_CLINT].base, 18656f6e31eSBin Meng memmap[MICROCHIP_PFSOC_CLINT].size, 0, ms->smp.cpus, 18756f6e31eSBin Meng SIFIVE_SIP_BASE, SIFIVE_TIMECMP_BASE, SIFIVE_TIME_BASE, false); 18856f6e31eSBin Meng 18956f6e31eSBin Meng /* L2 cache controller */ 19056f6e31eSBin Meng create_unimplemented_device("microchip.pfsoc.l2cc", 19156f6e31eSBin Meng memmap[MICROCHIP_PFSOC_L2CC].base, memmap[MICROCHIP_PFSOC_L2CC].size); 19256f6e31eSBin Meng 19356f6e31eSBin Meng /* 19456f6e31eSBin Meng * Add L2-LIM at reset size. 19556f6e31eSBin Meng * This should be reduced in size as the L2 Cache Controller WayEnable 19656f6e31eSBin Meng * register is incremented. Unfortunately I don't see a nice (or any) way 19756f6e31eSBin Meng * to handle reducing or blocking out the L2 LIM while still allowing it 19856f6e31eSBin Meng * be re returned to all enabled after a reset. For the time being, just 19956f6e31eSBin Meng * leave it enabled all the time. This won't break anything, but will be 20056f6e31eSBin Meng * too generous to misbehaving guests. 20156f6e31eSBin Meng */ 20256f6e31eSBin Meng memory_region_init_ram(l2lim_mem, NULL, "microchip.pfsoc.l2lim", 20356f6e31eSBin Meng memmap[MICROCHIP_PFSOC_L2LIM].size, &error_fatal); 20456f6e31eSBin Meng memory_region_add_subregion(system_memory, 20556f6e31eSBin Meng memmap[MICROCHIP_PFSOC_L2LIM].base, 20656f6e31eSBin Meng l2lim_mem); 20756f6e31eSBin Meng 20856f6e31eSBin Meng /* create PLIC hart topology configuration string */ 20956f6e31eSBin Meng plic_hart_config_len = (strlen(MICROCHIP_PFSOC_PLIC_HART_CONFIG) + 1) * 21056f6e31eSBin Meng ms->smp.cpus; 21156f6e31eSBin Meng plic_hart_config = g_malloc0(plic_hart_config_len); 21256f6e31eSBin Meng for (i = 0; i < ms->smp.cpus; i++) { 21356f6e31eSBin Meng if (i != 0) { 21456f6e31eSBin Meng strncat(plic_hart_config, "," MICROCHIP_PFSOC_PLIC_HART_CONFIG, 21556f6e31eSBin Meng plic_hart_config_len); 21656f6e31eSBin Meng } else { 21756f6e31eSBin Meng strncat(plic_hart_config, "M", plic_hart_config_len); 21856f6e31eSBin Meng } 21956f6e31eSBin Meng plic_hart_config_len -= (strlen(MICROCHIP_PFSOC_PLIC_HART_CONFIG) + 1); 22056f6e31eSBin Meng } 22156f6e31eSBin Meng 22256f6e31eSBin Meng /* PLIC */ 22356f6e31eSBin Meng s->plic = sifive_plic_create(memmap[MICROCHIP_PFSOC_PLIC].base, 22456f6e31eSBin Meng plic_hart_config, 0, 22556f6e31eSBin Meng MICROCHIP_PFSOC_PLIC_NUM_SOURCES, 22656f6e31eSBin Meng MICROCHIP_PFSOC_PLIC_NUM_PRIORITIES, 22756f6e31eSBin Meng MICROCHIP_PFSOC_PLIC_PRIORITY_BASE, 22856f6e31eSBin Meng MICROCHIP_PFSOC_PLIC_PENDING_BASE, 22956f6e31eSBin Meng MICROCHIP_PFSOC_PLIC_ENABLE_BASE, 23056f6e31eSBin Meng MICROCHIP_PFSOC_PLIC_ENABLE_STRIDE, 23156f6e31eSBin Meng MICROCHIP_PFSOC_PLIC_CONTEXT_BASE, 23256f6e31eSBin Meng MICROCHIP_PFSOC_PLIC_CONTEXT_STRIDE, 23356f6e31eSBin Meng memmap[MICROCHIP_PFSOC_PLIC].size); 23456f6e31eSBin Meng g_free(plic_hart_config); 23556f6e31eSBin Meng 2367124e27bSBin Meng /* DMA */ 2377124e27bSBin Meng sysbus_realize(SYS_BUS_DEVICE(&s->dma), errp); 2387124e27bSBin Meng sysbus_mmio_map(SYS_BUS_DEVICE(&s->dma), 0, 2397124e27bSBin Meng memmap[MICROCHIP_PFSOC_DMA].base); 2407124e27bSBin Meng for (i = 0; i < SIFIVE_PDMA_IRQS; i++) { 2417124e27bSBin Meng sysbus_connect_irq(SYS_BUS_DEVICE(&s->dma), i, 2427124e27bSBin Meng qdev_get_gpio_in(DEVICE(s->plic), 2437124e27bSBin Meng MICROCHIP_PFSOC_DMA_IRQ0 + i)); 2447124e27bSBin Meng } 2457124e27bSBin Meng 24656f6e31eSBin Meng /* SYSREG */ 24756f6e31eSBin Meng create_unimplemented_device("microchip.pfsoc.sysreg", 24856f6e31eSBin Meng memmap[MICROCHIP_PFSOC_SYSREG].base, 24956f6e31eSBin Meng memmap[MICROCHIP_PFSOC_SYSREG].size); 25056f6e31eSBin Meng 25156f6e31eSBin Meng /* MPUCFG */ 25256f6e31eSBin Meng create_unimplemented_device("microchip.pfsoc.mpucfg", 25356f6e31eSBin Meng memmap[MICROCHIP_PFSOC_MPUCFG].base, 25456f6e31eSBin Meng memmap[MICROCHIP_PFSOC_MPUCFG].size); 25556f6e31eSBin Meng 256898dc008SBin Meng /* SDHCI */ 257898dc008SBin Meng sysbus_realize(SYS_BUS_DEVICE(&s->sdhci), errp); 258898dc008SBin Meng sysbus_mmio_map(SYS_BUS_DEVICE(&s->sdhci), 0, 259898dc008SBin Meng memmap[MICROCHIP_PFSOC_EMMC_SD].base); 260898dc008SBin Meng sysbus_connect_irq(SYS_BUS_DEVICE(&s->sdhci), 0, 261898dc008SBin Meng qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_EMMC_SD_IRQ)); 262898dc008SBin Meng 2638f2ac39dSBin Meng /* MMUARTs */ 2648f2ac39dSBin Meng s->serial0 = mchp_pfsoc_mmuart_create(system_memory, 2658f2ac39dSBin Meng memmap[MICROCHIP_PFSOC_MMUART0].base, 2668f2ac39dSBin Meng qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_MMUART0_IRQ), 2678f2ac39dSBin Meng serial_hd(0)); 2688f2ac39dSBin Meng s->serial1 = mchp_pfsoc_mmuart_create(system_memory, 2698f2ac39dSBin Meng memmap[MICROCHIP_PFSOC_MMUART1].base, 2708f2ac39dSBin Meng qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_MMUART1_IRQ), 2718f2ac39dSBin Meng serial_hd(1)); 2728f2ac39dSBin Meng s->serial2 = mchp_pfsoc_mmuart_create(system_memory, 2738f2ac39dSBin Meng memmap[MICROCHIP_PFSOC_MMUART2].base, 2748f2ac39dSBin Meng qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_MMUART2_IRQ), 2758f2ac39dSBin Meng serial_hd(2)); 2768f2ac39dSBin Meng s->serial3 = mchp_pfsoc_mmuart_create(system_memory, 2778f2ac39dSBin Meng memmap[MICROCHIP_PFSOC_MMUART3].base, 2788f2ac39dSBin Meng qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_MMUART3_IRQ), 2798f2ac39dSBin Meng serial_hd(3)); 2808f2ac39dSBin Meng s->serial4 = mchp_pfsoc_mmuart_create(system_memory, 2818f2ac39dSBin Meng memmap[MICROCHIP_PFSOC_MMUART4].base, 2828f2ac39dSBin Meng qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_MMUART4_IRQ), 2838f2ac39dSBin Meng serial_hd(4)); 2848f2ac39dSBin Meng 285*47374b07SBin Meng /* GEMs */ 286*47374b07SBin Meng 287*47374b07SBin Meng nd = &nd_table[0]; 288*47374b07SBin Meng if (nd->used) { 289*47374b07SBin Meng qemu_check_nic_model(nd, TYPE_CADENCE_GEM); 290*47374b07SBin Meng qdev_set_nic_properties(DEVICE(&s->gem0), nd); 291*47374b07SBin Meng } 292*47374b07SBin Meng nd = &nd_table[1]; 293*47374b07SBin Meng if (nd->used) { 294*47374b07SBin Meng qemu_check_nic_model(nd, TYPE_CADENCE_GEM); 295*47374b07SBin Meng qdev_set_nic_properties(DEVICE(&s->gem1), nd); 296*47374b07SBin Meng } 297*47374b07SBin Meng 298*47374b07SBin Meng object_property_set_int(OBJECT(&s->gem0), "revision", GEM_REVISION, errp); 299*47374b07SBin Meng object_property_set_int(OBJECT(&s->gem0), "phy-addr", 8, errp); 300*47374b07SBin Meng sysbus_realize(SYS_BUS_DEVICE(&s->gem0), errp); 301*47374b07SBin Meng sysbus_mmio_map(SYS_BUS_DEVICE(&s->gem0), 0, 302*47374b07SBin Meng memmap[MICROCHIP_PFSOC_GEM0].base); 303*47374b07SBin Meng sysbus_connect_irq(SYS_BUS_DEVICE(&s->gem0), 0, 304*47374b07SBin Meng qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_GEM0_IRQ)); 305*47374b07SBin Meng 306*47374b07SBin Meng object_property_set_int(OBJECT(&s->gem1), "revision", GEM_REVISION, errp); 307*47374b07SBin Meng object_property_set_int(OBJECT(&s->gem1), "phy-addr", 9, errp); 308*47374b07SBin Meng sysbus_realize(SYS_BUS_DEVICE(&s->gem1), errp); 309*47374b07SBin Meng sysbus_mmio_map(SYS_BUS_DEVICE(&s->gem1), 0, 310*47374b07SBin Meng memmap[MICROCHIP_PFSOC_GEM1].base); 311*47374b07SBin Meng sysbus_connect_irq(SYS_BUS_DEVICE(&s->gem1), 0, 312*47374b07SBin Meng qdev_get_gpio_in(DEVICE(s->plic), MICROCHIP_PFSOC_GEM1_IRQ)); 313*47374b07SBin Meng 31456f6e31eSBin Meng /* eNVM */ 31556f6e31eSBin Meng memory_region_init_rom(envm_data, OBJECT(dev), "microchip.pfsoc.envm.data", 31656f6e31eSBin Meng memmap[MICROCHIP_PFSOC_ENVM_DATA].size, 31756f6e31eSBin Meng &error_fatal); 31856f6e31eSBin Meng memory_region_add_subregion(system_memory, 31956f6e31eSBin Meng memmap[MICROCHIP_PFSOC_ENVM_DATA].base, 32056f6e31eSBin Meng envm_data); 32156f6e31eSBin Meng 32256f6e31eSBin Meng /* IOSCBCFG */ 32356f6e31eSBin Meng create_unimplemented_device("microchip.pfsoc.ioscb.cfg", 32456f6e31eSBin Meng memmap[MICROCHIP_PFSOC_IOSCB_CFG].base, 32556f6e31eSBin Meng memmap[MICROCHIP_PFSOC_IOSCB_CFG].size); 32656f6e31eSBin Meng } 32756f6e31eSBin Meng 32856f6e31eSBin Meng static void microchip_pfsoc_soc_class_init(ObjectClass *oc, void *data) 32956f6e31eSBin Meng { 33056f6e31eSBin Meng DeviceClass *dc = DEVICE_CLASS(oc); 33156f6e31eSBin Meng 33256f6e31eSBin Meng dc->realize = microchip_pfsoc_soc_realize; 33356f6e31eSBin Meng /* Reason: Uses serial_hds in realize function, thus can't be used twice */ 33456f6e31eSBin Meng dc->user_creatable = false; 33556f6e31eSBin Meng } 33656f6e31eSBin Meng 33756f6e31eSBin Meng static const TypeInfo microchip_pfsoc_soc_type_info = { 33856f6e31eSBin Meng .name = TYPE_MICROCHIP_PFSOC, 33956f6e31eSBin Meng .parent = TYPE_DEVICE, 34056f6e31eSBin Meng .instance_size = sizeof(MicrochipPFSoCState), 34156f6e31eSBin Meng .instance_init = microchip_pfsoc_soc_instance_init, 34256f6e31eSBin Meng .class_init = microchip_pfsoc_soc_class_init, 34356f6e31eSBin Meng }; 34456f6e31eSBin Meng 34556f6e31eSBin Meng static void microchip_pfsoc_soc_register_types(void) 34656f6e31eSBin Meng { 34756f6e31eSBin Meng type_register_static(µchip_pfsoc_soc_type_info); 34856f6e31eSBin Meng } 34956f6e31eSBin Meng 35056f6e31eSBin Meng type_init(microchip_pfsoc_soc_register_types) 35156f6e31eSBin Meng 35256f6e31eSBin Meng static void microchip_icicle_kit_machine_init(MachineState *machine) 35356f6e31eSBin Meng { 35456f6e31eSBin Meng MachineClass *mc = MACHINE_GET_CLASS(machine); 35556f6e31eSBin Meng const struct MemmapEntry *memmap = microchip_pfsoc_memmap; 35656f6e31eSBin Meng MicrochipIcicleKitState *s = MICROCHIP_ICICLE_KIT_MACHINE(machine); 35756f6e31eSBin Meng MemoryRegion *system_memory = get_system_memory(); 35856f6e31eSBin Meng MemoryRegion *main_mem = g_new(MemoryRegion, 1); 359898dc008SBin Meng DriveInfo *dinfo = drive_get_next(IF_SD); 36056f6e31eSBin Meng 36156f6e31eSBin Meng /* Sanity check on RAM size */ 36256f6e31eSBin Meng if (machine->ram_size < mc->default_ram_size) { 36356f6e31eSBin Meng char *sz = size_to_str(mc->default_ram_size); 36456f6e31eSBin Meng error_report("Invalid RAM size, should be bigger than %s", sz); 36556f6e31eSBin Meng g_free(sz); 36656f6e31eSBin Meng exit(EXIT_FAILURE); 36756f6e31eSBin Meng } 36856f6e31eSBin Meng 36956f6e31eSBin Meng /* Initialize SoC */ 37056f6e31eSBin Meng object_initialize_child(OBJECT(machine), "soc", &s->soc, 37156f6e31eSBin Meng TYPE_MICROCHIP_PFSOC); 37256f6e31eSBin Meng qdev_realize(DEVICE(&s->soc), NULL, &error_abort); 37356f6e31eSBin Meng 37456f6e31eSBin Meng /* Register RAM */ 37556f6e31eSBin Meng memory_region_init_ram(main_mem, NULL, "microchip.icicle.kit.ram", 37656f6e31eSBin Meng machine->ram_size, &error_fatal); 37756f6e31eSBin Meng memory_region_add_subregion(system_memory, 37856f6e31eSBin Meng memmap[MICROCHIP_PFSOC_DRAM].base, main_mem); 37956f6e31eSBin Meng 38056f6e31eSBin Meng /* Load the firmware */ 38156f6e31eSBin Meng riscv_find_and_load_firmware(machine, BIOS_FILENAME, RESET_VECTOR, NULL); 382898dc008SBin Meng 383898dc008SBin Meng /* Attach an SD card */ 384898dc008SBin Meng if (dinfo) { 385898dc008SBin Meng CadenceSDHCIState *sdhci = &(s->soc.sdhci); 386898dc008SBin Meng DeviceState *card = qdev_new(TYPE_SD_CARD); 387898dc008SBin Meng 388898dc008SBin Meng qdev_prop_set_drive_err(card, "drive", blk_by_legacy_dinfo(dinfo), 389898dc008SBin Meng &error_fatal); 390898dc008SBin Meng qdev_realize_and_unref(card, sdhci->bus, &error_fatal); 391898dc008SBin Meng } 39256f6e31eSBin Meng } 39356f6e31eSBin Meng 39456f6e31eSBin Meng static void microchip_icicle_kit_machine_class_init(ObjectClass *oc, void *data) 39556f6e31eSBin Meng { 39656f6e31eSBin Meng MachineClass *mc = MACHINE_CLASS(oc); 39756f6e31eSBin Meng 39856f6e31eSBin Meng mc->desc = "Microchip PolarFire SoC Icicle Kit"; 39956f6e31eSBin Meng mc->init = microchip_icicle_kit_machine_init; 40056f6e31eSBin Meng mc->max_cpus = MICROCHIP_PFSOC_MANAGEMENT_CPU_COUNT + 40156f6e31eSBin Meng MICROCHIP_PFSOC_COMPUTE_CPU_COUNT; 40256f6e31eSBin Meng mc->min_cpus = MICROCHIP_PFSOC_MANAGEMENT_CPU_COUNT + 1; 40356f6e31eSBin Meng mc->default_cpus = mc->min_cpus; 40456f6e31eSBin Meng mc->default_ram_size = 1 * GiB; 40556f6e31eSBin Meng } 40656f6e31eSBin Meng 40756f6e31eSBin Meng static const TypeInfo microchip_icicle_kit_machine_typeinfo = { 40856f6e31eSBin Meng .name = MACHINE_TYPE_NAME("microchip-icicle-kit"), 40956f6e31eSBin Meng .parent = TYPE_MACHINE, 41056f6e31eSBin Meng .class_init = microchip_icicle_kit_machine_class_init, 41156f6e31eSBin Meng .instance_size = sizeof(MicrochipIcicleKitState), 41256f6e31eSBin Meng }; 41356f6e31eSBin Meng 41456f6e31eSBin Meng static void microchip_icicle_kit_machine_init_register_types(void) 41556f6e31eSBin Meng { 41656f6e31eSBin Meng type_register_static(µchip_icicle_kit_machine_typeinfo); 41756f6e31eSBin Meng } 41856f6e31eSBin Meng 41956f6e31eSBin Meng type_init(microchip_icicle_kit_machine_init_register_types) 420