1fcf5ef2aSThomas Huth /* 2fcf5ef2aSThomas Huth * ARM implementation of KVM hooks 3fcf5ef2aSThomas Huth * 4fcf5ef2aSThomas Huth * Copyright Christoffer Dall 2009-2010 5fcf5ef2aSThomas Huth * 6fcf5ef2aSThomas Huth * This work is licensed under the terms of the GNU GPL, version 2 or later. 7fcf5ef2aSThomas Huth * See the COPYING file in the top-level directory. 8fcf5ef2aSThomas Huth * 9fcf5ef2aSThomas Huth */ 10fcf5ef2aSThomas Huth 11fcf5ef2aSThomas Huth #include "qemu/osdep.h" 12fcf5ef2aSThomas Huth #include <sys/ioctl.h> 13fcf5ef2aSThomas Huth 14fcf5ef2aSThomas Huth #include <linux/kvm.h> 15fcf5ef2aSThomas Huth 16fcf5ef2aSThomas Huth #include "qemu-common.h" 17fcf5ef2aSThomas Huth #include "qemu/timer.h" 18fcf5ef2aSThomas Huth #include "qemu/error-report.h" 19fcf5ef2aSThomas Huth #include "sysemu/sysemu.h" 20fcf5ef2aSThomas Huth #include "sysemu/kvm.h" 21a27382e2SEric Auger #include "sysemu/kvm_int.h" 22fcf5ef2aSThomas Huth #include "kvm_arm.h" 23fcf5ef2aSThomas Huth #include "cpu.h" 24b05c81d2SEric Auger #include "trace.h" 25fcf5ef2aSThomas Huth #include "internals.h" 26b05c81d2SEric Auger #include "hw/pci/pci.h" 27fcf5ef2aSThomas Huth #include "exec/memattrs.h" 28fcf5ef2aSThomas Huth #include "exec/address-spaces.h" 29fcf5ef2aSThomas Huth #include "hw/boards.h" 30fcf5ef2aSThomas Huth #include "qemu/log.h" 31fcf5ef2aSThomas Huth 32fcf5ef2aSThomas Huth const KVMCapabilityInfo kvm_arch_required_capabilities[] = { 33fcf5ef2aSThomas Huth KVM_CAP_LAST_INFO 34fcf5ef2aSThomas Huth }; 35fcf5ef2aSThomas Huth 36fcf5ef2aSThomas Huth static bool cap_has_mp_state; 37202ccb6bSDongjiu Geng static bool cap_has_inject_serror_esr; 38fcf5ef2aSThomas Huth 39c4487d76SPeter Maydell static ARMHostCPUFeatures arm_host_cpu_features; 40c4487d76SPeter Maydell 41fcf5ef2aSThomas Huth int kvm_arm_vcpu_init(CPUState *cs) 42fcf5ef2aSThomas Huth { 43fcf5ef2aSThomas Huth ARMCPU *cpu = ARM_CPU(cs); 44fcf5ef2aSThomas Huth struct kvm_vcpu_init init; 45fcf5ef2aSThomas Huth 46fcf5ef2aSThomas Huth init.target = cpu->kvm_target; 47fcf5ef2aSThomas Huth memcpy(init.features, cpu->kvm_init_features, sizeof(init.features)); 48fcf5ef2aSThomas Huth 49fcf5ef2aSThomas Huth return kvm_vcpu_ioctl(cs, KVM_ARM_VCPU_INIT, &init); 50fcf5ef2aSThomas Huth } 51fcf5ef2aSThomas Huth 52202ccb6bSDongjiu Geng void kvm_arm_init_serror_injection(CPUState *cs) 53202ccb6bSDongjiu Geng { 54202ccb6bSDongjiu Geng cap_has_inject_serror_esr = kvm_check_extension(cs->kvm_state, 55202ccb6bSDongjiu Geng KVM_CAP_ARM_INJECT_SERROR_ESR); 56202ccb6bSDongjiu Geng } 57202ccb6bSDongjiu Geng 58fcf5ef2aSThomas Huth bool kvm_arm_create_scratch_host_vcpu(const uint32_t *cpus_to_try, 59fcf5ef2aSThomas Huth int *fdarray, 60fcf5ef2aSThomas Huth struct kvm_vcpu_init *init) 61fcf5ef2aSThomas Huth { 62fcf5ef2aSThomas Huth int ret, kvmfd = -1, vmfd = -1, cpufd = -1; 63fcf5ef2aSThomas Huth 64fcf5ef2aSThomas Huth kvmfd = qemu_open("/dev/kvm", O_RDWR); 65fcf5ef2aSThomas Huth if (kvmfd < 0) { 66fcf5ef2aSThomas Huth goto err; 67fcf5ef2aSThomas Huth } 68fcf5ef2aSThomas Huth vmfd = ioctl(kvmfd, KVM_CREATE_VM, 0); 69fcf5ef2aSThomas Huth if (vmfd < 0) { 70fcf5ef2aSThomas Huth goto err; 71fcf5ef2aSThomas Huth } 72fcf5ef2aSThomas Huth cpufd = ioctl(vmfd, KVM_CREATE_VCPU, 0); 73fcf5ef2aSThomas Huth if (cpufd < 0) { 74fcf5ef2aSThomas Huth goto err; 75fcf5ef2aSThomas Huth } 76fcf5ef2aSThomas Huth 77fcf5ef2aSThomas Huth if (!init) { 78fcf5ef2aSThomas Huth /* Caller doesn't want the VCPU to be initialized, so skip it */ 79fcf5ef2aSThomas Huth goto finish; 80fcf5ef2aSThomas Huth } 81fcf5ef2aSThomas Huth 82fcf5ef2aSThomas Huth ret = ioctl(vmfd, KVM_ARM_PREFERRED_TARGET, init); 83fcf5ef2aSThomas Huth if (ret >= 0) { 84fcf5ef2aSThomas Huth ret = ioctl(cpufd, KVM_ARM_VCPU_INIT, init); 85fcf5ef2aSThomas Huth if (ret < 0) { 86fcf5ef2aSThomas Huth goto err; 87fcf5ef2aSThomas Huth } 88fcf5ef2aSThomas Huth } else if (cpus_to_try) { 89fcf5ef2aSThomas Huth /* Old kernel which doesn't know about the 90fcf5ef2aSThomas Huth * PREFERRED_TARGET ioctl: we know it will only support 91fcf5ef2aSThomas Huth * creating one kind of guest CPU which is its preferred 92fcf5ef2aSThomas Huth * CPU type. 93fcf5ef2aSThomas Huth */ 94fcf5ef2aSThomas Huth while (*cpus_to_try != QEMU_KVM_ARM_TARGET_NONE) { 95fcf5ef2aSThomas Huth init->target = *cpus_to_try++; 96fcf5ef2aSThomas Huth memset(init->features, 0, sizeof(init->features)); 97fcf5ef2aSThomas Huth ret = ioctl(cpufd, KVM_ARM_VCPU_INIT, init); 98fcf5ef2aSThomas Huth if (ret >= 0) { 99fcf5ef2aSThomas Huth break; 100fcf5ef2aSThomas Huth } 101fcf5ef2aSThomas Huth } 102fcf5ef2aSThomas Huth if (ret < 0) { 103fcf5ef2aSThomas Huth goto err; 104fcf5ef2aSThomas Huth } 105fcf5ef2aSThomas Huth } else { 106fcf5ef2aSThomas Huth /* Treat a NULL cpus_to_try argument the same as an empty 107fcf5ef2aSThomas Huth * list, which means we will fail the call since this must 108fcf5ef2aSThomas Huth * be an old kernel which doesn't support PREFERRED_TARGET. 109fcf5ef2aSThomas Huth */ 110fcf5ef2aSThomas Huth goto err; 111fcf5ef2aSThomas Huth } 112fcf5ef2aSThomas Huth 113fcf5ef2aSThomas Huth finish: 114fcf5ef2aSThomas Huth fdarray[0] = kvmfd; 115fcf5ef2aSThomas Huth fdarray[1] = vmfd; 116fcf5ef2aSThomas Huth fdarray[2] = cpufd; 117fcf5ef2aSThomas Huth 118fcf5ef2aSThomas Huth return true; 119fcf5ef2aSThomas Huth 120fcf5ef2aSThomas Huth err: 121fcf5ef2aSThomas Huth if (cpufd >= 0) { 122fcf5ef2aSThomas Huth close(cpufd); 123fcf5ef2aSThomas Huth } 124fcf5ef2aSThomas Huth if (vmfd >= 0) { 125fcf5ef2aSThomas Huth close(vmfd); 126fcf5ef2aSThomas Huth } 127fcf5ef2aSThomas Huth if (kvmfd >= 0) { 128fcf5ef2aSThomas Huth close(kvmfd); 129fcf5ef2aSThomas Huth } 130fcf5ef2aSThomas Huth 131fcf5ef2aSThomas Huth return false; 132fcf5ef2aSThomas Huth } 133fcf5ef2aSThomas Huth 134fcf5ef2aSThomas Huth void kvm_arm_destroy_scratch_host_vcpu(int *fdarray) 135fcf5ef2aSThomas Huth { 136fcf5ef2aSThomas Huth int i; 137fcf5ef2aSThomas Huth 138fcf5ef2aSThomas Huth for (i = 2; i >= 0; i--) { 139fcf5ef2aSThomas Huth close(fdarray[i]); 140fcf5ef2aSThomas Huth } 141fcf5ef2aSThomas Huth } 142fcf5ef2aSThomas Huth 143c4487d76SPeter Maydell void kvm_arm_set_cpu_features_from_host(ARMCPU *cpu) 144fcf5ef2aSThomas Huth { 145c4487d76SPeter Maydell CPUARMState *env = &cpu->env; 146fcf5ef2aSThomas Huth 147c4487d76SPeter Maydell if (!arm_host_cpu_features.dtb_compatible) { 148c4487d76SPeter Maydell if (!kvm_enabled() || 149c4487d76SPeter Maydell !kvm_arm_get_host_cpu_features(&arm_host_cpu_features)) { 150c4487d76SPeter Maydell /* We can't report this error yet, so flag that we need to 151c4487d76SPeter Maydell * in arm_cpu_realizefn(). 152fcf5ef2aSThomas Huth */ 153c4487d76SPeter Maydell cpu->kvm_target = QEMU_KVM_ARM_TARGET_NONE; 154c4487d76SPeter Maydell cpu->host_cpu_probe_failed = true; 155c4487d76SPeter Maydell return; 156fcf5ef2aSThomas Huth } 157fcf5ef2aSThomas Huth } 158fcf5ef2aSThomas Huth 159c4487d76SPeter Maydell cpu->kvm_target = arm_host_cpu_features.target; 160c4487d76SPeter Maydell cpu->dtb_compatible = arm_host_cpu_features.dtb_compatible; 1614674097cSRichard Henderson cpu->isar = arm_host_cpu_features.isar; 162c4487d76SPeter Maydell env->features = arm_host_cpu_features.features; 163c4487d76SPeter Maydell } 164c4487d76SPeter Maydell 165*ae502508SAndrew Jones bool kvm_arm_pmu_supported(CPUState *cpu) 166*ae502508SAndrew Jones { 167*ae502508SAndrew Jones KVMState *s = KVM_STATE(current_machine->accelerator); 168*ae502508SAndrew Jones 169*ae502508SAndrew Jones return kvm_check_extension(s, KVM_CAP_ARM_PMU_V3); 170*ae502508SAndrew Jones } 171*ae502508SAndrew Jones 172a27382e2SEric Auger int kvm_arm_get_max_vm_ipa_size(MachineState *ms) 173a27382e2SEric Auger { 174a27382e2SEric Auger KVMState *s = KVM_STATE(ms->accelerator); 175a27382e2SEric Auger int ret; 176a27382e2SEric Auger 177a27382e2SEric Auger ret = kvm_check_extension(s, KVM_CAP_ARM_VM_IPA_SIZE); 178a27382e2SEric Auger return ret > 0 ? ret : 40; 179a27382e2SEric Auger } 180a27382e2SEric Auger 181fcf5ef2aSThomas Huth int kvm_arch_init(MachineState *ms, KVMState *s) 182fcf5ef2aSThomas Huth { 183fcf5ef2aSThomas Huth /* For ARM interrupt delivery is always asynchronous, 184fcf5ef2aSThomas Huth * whether we are using an in-kernel VGIC or not. 185fcf5ef2aSThomas Huth */ 186fcf5ef2aSThomas Huth kvm_async_interrupts_allowed = true; 187fcf5ef2aSThomas Huth 1885d721b78SAlexander Graf /* 1895d721b78SAlexander Graf * PSCI wakes up secondary cores, so we always need to 1905d721b78SAlexander Graf * have vCPUs waiting in kernel space 1915d721b78SAlexander Graf */ 1925d721b78SAlexander Graf kvm_halt_in_kernel_allowed = true; 1935d721b78SAlexander Graf 194fcf5ef2aSThomas Huth cap_has_mp_state = kvm_check_extension(s, KVM_CAP_MP_STATE); 195fcf5ef2aSThomas Huth 196fcf5ef2aSThomas Huth return 0; 197fcf5ef2aSThomas Huth } 198fcf5ef2aSThomas Huth 199fcf5ef2aSThomas Huth unsigned long kvm_arch_vcpu_id(CPUState *cpu) 200fcf5ef2aSThomas Huth { 201fcf5ef2aSThomas Huth return cpu->cpu_index; 202fcf5ef2aSThomas Huth } 203fcf5ef2aSThomas Huth 204fcf5ef2aSThomas Huth /* We track all the KVM devices which need their memory addresses 205fcf5ef2aSThomas Huth * passing to the kernel in a list of these structures. 206fcf5ef2aSThomas Huth * When board init is complete we run through the list and 207fcf5ef2aSThomas Huth * tell the kernel the base addresses of the memory regions. 208fcf5ef2aSThomas Huth * We use a MemoryListener to track mapping and unmapping of 209fcf5ef2aSThomas Huth * the regions during board creation, so the board models don't 210fcf5ef2aSThomas Huth * need to do anything special for the KVM case. 21119d1bd0bSEric Auger * 21219d1bd0bSEric Auger * Sometimes the address must be OR'ed with some other fields 21319d1bd0bSEric Auger * (for example for KVM_VGIC_V3_ADDR_TYPE_REDIST_REGION). 21419d1bd0bSEric Auger * @kda_addr_ormask aims at storing the value of those fields. 215fcf5ef2aSThomas Huth */ 216fcf5ef2aSThomas Huth typedef struct KVMDevice { 217fcf5ef2aSThomas Huth struct kvm_arm_device_addr kda; 218fcf5ef2aSThomas Huth struct kvm_device_attr kdattr; 21919d1bd0bSEric Auger uint64_t kda_addr_ormask; 220fcf5ef2aSThomas Huth MemoryRegion *mr; 221fcf5ef2aSThomas Huth QSLIST_ENTRY(KVMDevice) entries; 222fcf5ef2aSThomas Huth int dev_fd; 223fcf5ef2aSThomas Huth } KVMDevice; 224fcf5ef2aSThomas Huth 225b58deb34SPaolo Bonzini static QSLIST_HEAD(, KVMDevice) kvm_devices_head; 226fcf5ef2aSThomas Huth 227fcf5ef2aSThomas Huth static void kvm_arm_devlistener_add(MemoryListener *listener, 228fcf5ef2aSThomas Huth MemoryRegionSection *section) 229fcf5ef2aSThomas Huth { 230fcf5ef2aSThomas Huth KVMDevice *kd; 231fcf5ef2aSThomas Huth 232fcf5ef2aSThomas Huth QSLIST_FOREACH(kd, &kvm_devices_head, entries) { 233fcf5ef2aSThomas Huth if (section->mr == kd->mr) { 234fcf5ef2aSThomas Huth kd->kda.addr = section->offset_within_address_space; 235fcf5ef2aSThomas Huth } 236fcf5ef2aSThomas Huth } 237fcf5ef2aSThomas Huth } 238fcf5ef2aSThomas Huth 239fcf5ef2aSThomas Huth static void kvm_arm_devlistener_del(MemoryListener *listener, 240fcf5ef2aSThomas Huth MemoryRegionSection *section) 241fcf5ef2aSThomas Huth { 242fcf5ef2aSThomas Huth KVMDevice *kd; 243fcf5ef2aSThomas Huth 244fcf5ef2aSThomas Huth QSLIST_FOREACH(kd, &kvm_devices_head, entries) { 245fcf5ef2aSThomas Huth if (section->mr == kd->mr) { 246fcf5ef2aSThomas Huth kd->kda.addr = -1; 247fcf5ef2aSThomas Huth } 248fcf5ef2aSThomas Huth } 249fcf5ef2aSThomas Huth } 250fcf5ef2aSThomas Huth 251fcf5ef2aSThomas Huth static MemoryListener devlistener = { 252fcf5ef2aSThomas Huth .region_add = kvm_arm_devlistener_add, 253fcf5ef2aSThomas Huth .region_del = kvm_arm_devlistener_del, 254fcf5ef2aSThomas Huth }; 255fcf5ef2aSThomas Huth 256fcf5ef2aSThomas Huth static void kvm_arm_set_device_addr(KVMDevice *kd) 257fcf5ef2aSThomas Huth { 258fcf5ef2aSThomas Huth struct kvm_device_attr *attr = &kd->kdattr; 259fcf5ef2aSThomas Huth int ret; 260fcf5ef2aSThomas Huth 261fcf5ef2aSThomas Huth /* If the device control API is available and we have a device fd on the 262fcf5ef2aSThomas Huth * KVMDevice struct, let's use the newer API 263fcf5ef2aSThomas Huth */ 264fcf5ef2aSThomas Huth if (kd->dev_fd >= 0) { 265fcf5ef2aSThomas Huth uint64_t addr = kd->kda.addr; 26619d1bd0bSEric Auger 26719d1bd0bSEric Auger addr |= kd->kda_addr_ormask; 268fcf5ef2aSThomas Huth attr->addr = (uintptr_t)&addr; 269fcf5ef2aSThomas Huth ret = kvm_device_ioctl(kd->dev_fd, KVM_SET_DEVICE_ATTR, attr); 270fcf5ef2aSThomas Huth } else { 271fcf5ef2aSThomas Huth ret = kvm_vm_ioctl(kvm_state, KVM_ARM_SET_DEVICE_ADDR, &kd->kda); 272fcf5ef2aSThomas Huth } 273fcf5ef2aSThomas Huth 274fcf5ef2aSThomas Huth if (ret < 0) { 275fcf5ef2aSThomas Huth fprintf(stderr, "Failed to set device address: %s\n", 276fcf5ef2aSThomas Huth strerror(-ret)); 277fcf5ef2aSThomas Huth abort(); 278fcf5ef2aSThomas Huth } 279fcf5ef2aSThomas Huth } 280fcf5ef2aSThomas Huth 281fcf5ef2aSThomas Huth static void kvm_arm_machine_init_done(Notifier *notifier, void *data) 282fcf5ef2aSThomas Huth { 283fcf5ef2aSThomas Huth KVMDevice *kd, *tkd; 284fcf5ef2aSThomas Huth 285fcf5ef2aSThomas Huth QSLIST_FOREACH_SAFE(kd, &kvm_devices_head, entries, tkd) { 286fcf5ef2aSThomas Huth if (kd->kda.addr != -1) { 287fcf5ef2aSThomas Huth kvm_arm_set_device_addr(kd); 288fcf5ef2aSThomas Huth } 289fcf5ef2aSThomas Huth memory_region_unref(kd->mr); 2905ff9aaabSZheng Xiang QSLIST_REMOVE_HEAD(&kvm_devices_head, entries); 291fcf5ef2aSThomas Huth g_free(kd); 292fcf5ef2aSThomas Huth } 2930bbe4354SPeter Xu memory_listener_unregister(&devlistener); 294fcf5ef2aSThomas Huth } 295fcf5ef2aSThomas Huth 296fcf5ef2aSThomas Huth static Notifier notify = { 297fcf5ef2aSThomas Huth .notify = kvm_arm_machine_init_done, 298fcf5ef2aSThomas Huth }; 299fcf5ef2aSThomas Huth 300fcf5ef2aSThomas Huth void kvm_arm_register_device(MemoryRegion *mr, uint64_t devid, uint64_t group, 30119d1bd0bSEric Auger uint64_t attr, int dev_fd, uint64_t addr_ormask) 302fcf5ef2aSThomas Huth { 303fcf5ef2aSThomas Huth KVMDevice *kd; 304fcf5ef2aSThomas Huth 305fcf5ef2aSThomas Huth if (!kvm_irqchip_in_kernel()) { 306fcf5ef2aSThomas Huth return; 307fcf5ef2aSThomas Huth } 308fcf5ef2aSThomas Huth 309fcf5ef2aSThomas Huth if (QSLIST_EMPTY(&kvm_devices_head)) { 310fcf5ef2aSThomas Huth memory_listener_register(&devlistener, &address_space_memory); 311fcf5ef2aSThomas Huth qemu_add_machine_init_done_notifier(¬ify); 312fcf5ef2aSThomas Huth } 313fcf5ef2aSThomas Huth kd = g_new0(KVMDevice, 1); 314fcf5ef2aSThomas Huth kd->mr = mr; 315fcf5ef2aSThomas Huth kd->kda.id = devid; 316fcf5ef2aSThomas Huth kd->kda.addr = -1; 317fcf5ef2aSThomas Huth kd->kdattr.flags = 0; 318fcf5ef2aSThomas Huth kd->kdattr.group = group; 319fcf5ef2aSThomas Huth kd->kdattr.attr = attr; 320fcf5ef2aSThomas Huth kd->dev_fd = dev_fd; 32119d1bd0bSEric Auger kd->kda_addr_ormask = addr_ormask; 322fcf5ef2aSThomas Huth QSLIST_INSERT_HEAD(&kvm_devices_head, kd, entries); 323fcf5ef2aSThomas Huth memory_region_ref(kd->mr); 324fcf5ef2aSThomas Huth } 325fcf5ef2aSThomas Huth 326fcf5ef2aSThomas Huth static int compare_u64(const void *a, const void *b) 327fcf5ef2aSThomas Huth { 328fcf5ef2aSThomas Huth if (*(uint64_t *)a > *(uint64_t *)b) { 329fcf5ef2aSThomas Huth return 1; 330fcf5ef2aSThomas Huth } 331fcf5ef2aSThomas Huth if (*(uint64_t *)a < *(uint64_t *)b) { 332fcf5ef2aSThomas Huth return -1; 333fcf5ef2aSThomas Huth } 334fcf5ef2aSThomas Huth return 0; 335fcf5ef2aSThomas Huth } 336fcf5ef2aSThomas Huth 337c8a44709SDongjiu Geng /* Initialize the ARMCPU cpreg list according to the kernel's 338fcf5ef2aSThomas Huth * definition of what CPU registers it knows about (and throw away 339fcf5ef2aSThomas Huth * the previous TCG-created cpreg list). 340fcf5ef2aSThomas Huth */ 341fcf5ef2aSThomas Huth int kvm_arm_init_cpreg_list(ARMCPU *cpu) 342fcf5ef2aSThomas Huth { 343fcf5ef2aSThomas Huth struct kvm_reg_list rl; 344fcf5ef2aSThomas Huth struct kvm_reg_list *rlp; 345fcf5ef2aSThomas Huth int i, ret, arraylen; 346fcf5ef2aSThomas Huth CPUState *cs = CPU(cpu); 347fcf5ef2aSThomas Huth 348fcf5ef2aSThomas Huth rl.n = 0; 349fcf5ef2aSThomas Huth ret = kvm_vcpu_ioctl(cs, KVM_GET_REG_LIST, &rl); 350fcf5ef2aSThomas Huth if (ret != -E2BIG) { 351fcf5ef2aSThomas Huth return ret; 352fcf5ef2aSThomas Huth } 353fcf5ef2aSThomas Huth rlp = g_malloc(sizeof(struct kvm_reg_list) + rl.n * sizeof(uint64_t)); 354fcf5ef2aSThomas Huth rlp->n = rl.n; 355fcf5ef2aSThomas Huth ret = kvm_vcpu_ioctl(cs, KVM_GET_REG_LIST, rlp); 356fcf5ef2aSThomas Huth if (ret) { 357fcf5ef2aSThomas Huth goto out; 358fcf5ef2aSThomas Huth } 359fcf5ef2aSThomas Huth /* Sort the list we get back from the kernel, since cpreg_tuples 360fcf5ef2aSThomas Huth * must be in strictly ascending order. 361fcf5ef2aSThomas Huth */ 362fcf5ef2aSThomas Huth qsort(&rlp->reg, rlp->n, sizeof(rlp->reg[0]), compare_u64); 363fcf5ef2aSThomas Huth 364fcf5ef2aSThomas Huth for (i = 0, arraylen = 0; i < rlp->n; i++) { 365fcf5ef2aSThomas Huth if (!kvm_arm_reg_syncs_via_cpreg_list(rlp->reg[i])) { 366fcf5ef2aSThomas Huth continue; 367fcf5ef2aSThomas Huth } 368fcf5ef2aSThomas Huth switch (rlp->reg[i] & KVM_REG_SIZE_MASK) { 369fcf5ef2aSThomas Huth case KVM_REG_SIZE_U32: 370fcf5ef2aSThomas Huth case KVM_REG_SIZE_U64: 371fcf5ef2aSThomas Huth break; 372fcf5ef2aSThomas Huth default: 373fcf5ef2aSThomas Huth fprintf(stderr, "Can't handle size of register in kernel list\n"); 374fcf5ef2aSThomas Huth ret = -EINVAL; 375fcf5ef2aSThomas Huth goto out; 376fcf5ef2aSThomas Huth } 377fcf5ef2aSThomas Huth 378fcf5ef2aSThomas Huth arraylen++; 379fcf5ef2aSThomas Huth } 380fcf5ef2aSThomas Huth 381fcf5ef2aSThomas Huth cpu->cpreg_indexes = g_renew(uint64_t, cpu->cpreg_indexes, arraylen); 382fcf5ef2aSThomas Huth cpu->cpreg_values = g_renew(uint64_t, cpu->cpreg_values, arraylen); 383fcf5ef2aSThomas Huth cpu->cpreg_vmstate_indexes = g_renew(uint64_t, cpu->cpreg_vmstate_indexes, 384fcf5ef2aSThomas Huth arraylen); 385fcf5ef2aSThomas Huth cpu->cpreg_vmstate_values = g_renew(uint64_t, cpu->cpreg_vmstate_values, 386fcf5ef2aSThomas Huth arraylen); 387fcf5ef2aSThomas Huth cpu->cpreg_array_len = arraylen; 388fcf5ef2aSThomas Huth cpu->cpreg_vmstate_array_len = arraylen; 389fcf5ef2aSThomas Huth 390fcf5ef2aSThomas Huth for (i = 0, arraylen = 0; i < rlp->n; i++) { 391fcf5ef2aSThomas Huth uint64_t regidx = rlp->reg[i]; 392fcf5ef2aSThomas Huth if (!kvm_arm_reg_syncs_via_cpreg_list(regidx)) { 393fcf5ef2aSThomas Huth continue; 394fcf5ef2aSThomas Huth } 395fcf5ef2aSThomas Huth cpu->cpreg_indexes[arraylen] = regidx; 396fcf5ef2aSThomas Huth arraylen++; 397fcf5ef2aSThomas Huth } 398fcf5ef2aSThomas Huth assert(cpu->cpreg_array_len == arraylen); 399fcf5ef2aSThomas Huth 400fcf5ef2aSThomas Huth if (!write_kvmstate_to_list(cpu)) { 401fcf5ef2aSThomas Huth /* Shouldn't happen unless kernel is inconsistent about 402fcf5ef2aSThomas Huth * what registers exist. 403fcf5ef2aSThomas Huth */ 404fcf5ef2aSThomas Huth fprintf(stderr, "Initial read of kernel register state failed\n"); 405fcf5ef2aSThomas Huth ret = -EINVAL; 406fcf5ef2aSThomas Huth goto out; 407fcf5ef2aSThomas Huth } 408fcf5ef2aSThomas Huth 409fcf5ef2aSThomas Huth out: 410fcf5ef2aSThomas Huth g_free(rlp); 411fcf5ef2aSThomas Huth return ret; 412fcf5ef2aSThomas Huth } 413fcf5ef2aSThomas Huth 414fcf5ef2aSThomas Huth bool write_kvmstate_to_list(ARMCPU *cpu) 415fcf5ef2aSThomas Huth { 416fcf5ef2aSThomas Huth CPUState *cs = CPU(cpu); 417fcf5ef2aSThomas Huth int i; 418fcf5ef2aSThomas Huth bool ok = true; 419fcf5ef2aSThomas Huth 420fcf5ef2aSThomas Huth for (i = 0; i < cpu->cpreg_array_len; i++) { 421fcf5ef2aSThomas Huth struct kvm_one_reg r; 422fcf5ef2aSThomas Huth uint64_t regidx = cpu->cpreg_indexes[i]; 423fcf5ef2aSThomas Huth uint32_t v32; 424fcf5ef2aSThomas Huth int ret; 425fcf5ef2aSThomas Huth 426fcf5ef2aSThomas Huth r.id = regidx; 427fcf5ef2aSThomas Huth 428fcf5ef2aSThomas Huth switch (regidx & KVM_REG_SIZE_MASK) { 429fcf5ef2aSThomas Huth case KVM_REG_SIZE_U32: 430fcf5ef2aSThomas Huth r.addr = (uintptr_t)&v32; 431fcf5ef2aSThomas Huth ret = kvm_vcpu_ioctl(cs, KVM_GET_ONE_REG, &r); 432fcf5ef2aSThomas Huth if (!ret) { 433fcf5ef2aSThomas Huth cpu->cpreg_values[i] = v32; 434fcf5ef2aSThomas Huth } 435fcf5ef2aSThomas Huth break; 436fcf5ef2aSThomas Huth case KVM_REG_SIZE_U64: 437fcf5ef2aSThomas Huth r.addr = (uintptr_t)(cpu->cpreg_values + i); 438fcf5ef2aSThomas Huth ret = kvm_vcpu_ioctl(cs, KVM_GET_ONE_REG, &r); 439fcf5ef2aSThomas Huth break; 440fcf5ef2aSThomas Huth default: 441fcf5ef2aSThomas Huth abort(); 442fcf5ef2aSThomas Huth } 443fcf5ef2aSThomas Huth if (ret) { 444fcf5ef2aSThomas Huth ok = false; 445fcf5ef2aSThomas Huth } 446fcf5ef2aSThomas Huth } 447fcf5ef2aSThomas Huth return ok; 448fcf5ef2aSThomas Huth } 449fcf5ef2aSThomas Huth 450fcf5ef2aSThomas Huth bool write_list_to_kvmstate(ARMCPU *cpu, int level) 451fcf5ef2aSThomas Huth { 452fcf5ef2aSThomas Huth CPUState *cs = CPU(cpu); 453fcf5ef2aSThomas Huth int i; 454fcf5ef2aSThomas Huth bool ok = true; 455fcf5ef2aSThomas Huth 456fcf5ef2aSThomas Huth for (i = 0; i < cpu->cpreg_array_len; i++) { 457fcf5ef2aSThomas Huth struct kvm_one_reg r; 458fcf5ef2aSThomas Huth uint64_t regidx = cpu->cpreg_indexes[i]; 459fcf5ef2aSThomas Huth uint32_t v32; 460fcf5ef2aSThomas Huth int ret; 461fcf5ef2aSThomas Huth 462fcf5ef2aSThomas Huth if (kvm_arm_cpreg_level(regidx) > level) { 463fcf5ef2aSThomas Huth continue; 464fcf5ef2aSThomas Huth } 465fcf5ef2aSThomas Huth 466fcf5ef2aSThomas Huth r.id = regidx; 467fcf5ef2aSThomas Huth switch (regidx & KVM_REG_SIZE_MASK) { 468fcf5ef2aSThomas Huth case KVM_REG_SIZE_U32: 469fcf5ef2aSThomas Huth v32 = cpu->cpreg_values[i]; 470fcf5ef2aSThomas Huth r.addr = (uintptr_t)&v32; 471fcf5ef2aSThomas Huth break; 472fcf5ef2aSThomas Huth case KVM_REG_SIZE_U64: 473fcf5ef2aSThomas Huth r.addr = (uintptr_t)(cpu->cpreg_values + i); 474fcf5ef2aSThomas Huth break; 475fcf5ef2aSThomas Huth default: 476fcf5ef2aSThomas Huth abort(); 477fcf5ef2aSThomas Huth } 478fcf5ef2aSThomas Huth ret = kvm_vcpu_ioctl(cs, KVM_SET_ONE_REG, &r); 479fcf5ef2aSThomas Huth if (ret) { 480fcf5ef2aSThomas Huth /* We might fail for "unknown register" and also for 481fcf5ef2aSThomas Huth * "you tried to set a register which is constant with 482fcf5ef2aSThomas Huth * a different value from what it actually contains". 483fcf5ef2aSThomas Huth */ 484fcf5ef2aSThomas Huth ok = false; 485fcf5ef2aSThomas Huth } 486fcf5ef2aSThomas Huth } 487fcf5ef2aSThomas Huth return ok; 488fcf5ef2aSThomas Huth } 489fcf5ef2aSThomas Huth 490fcf5ef2aSThomas Huth void kvm_arm_reset_vcpu(ARMCPU *cpu) 491fcf5ef2aSThomas Huth { 492fcf5ef2aSThomas Huth int ret; 493fcf5ef2aSThomas Huth 494fcf5ef2aSThomas Huth /* Re-init VCPU so that all registers are set to 495fcf5ef2aSThomas Huth * their respective reset values. 496fcf5ef2aSThomas Huth */ 497fcf5ef2aSThomas Huth ret = kvm_arm_vcpu_init(CPU(cpu)); 498fcf5ef2aSThomas Huth if (ret < 0) { 499fcf5ef2aSThomas Huth fprintf(stderr, "kvm_arm_vcpu_init failed: %s\n", strerror(-ret)); 500fcf5ef2aSThomas Huth abort(); 501fcf5ef2aSThomas Huth } 502fcf5ef2aSThomas Huth if (!write_kvmstate_to_list(cpu)) { 503fcf5ef2aSThomas Huth fprintf(stderr, "write_kvmstate_to_list failed\n"); 504fcf5ef2aSThomas Huth abort(); 505fcf5ef2aSThomas Huth } 506b698e4eeSPeter Maydell /* 507b698e4eeSPeter Maydell * Sync the reset values also into the CPUState. This is necessary 508b698e4eeSPeter Maydell * because the next thing we do will be a kvm_arch_put_registers() 509b698e4eeSPeter Maydell * which will update the list values from the CPUState before copying 510b698e4eeSPeter Maydell * the list values back to KVM. It's OK to ignore failure returns here 511b698e4eeSPeter Maydell * for the same reason we do so in kvm_arch_get_registers(). 512b698e4eeSPeter Maydell */ 513b698e4eeSPeter Maydell write_list_to_cpustate(cpu); 514fcf5ef2aSThomas Huth } 515fcf5ef2aSThomas Huth 516fcf5ef2aSThomas Huth /* 517fcf5ef2aSThomas Huth * Update KVM's MP_STATE based on what QEMU thinks it is 518fcf5ef2aSThomas Huth */ 519fcf5ef2aSThomas Huth int kvm_arm_sync_mpstate_to_kvm(ARMCPU *cpu) 520fcf5ef2aSThomas Huth { 521fcf5ef2aSThomas Huth if (cap_has_mp_state) { 522fcf5ef2aSThomas Huth struct kvm_mp_state mp_state = { 523062ba099SAlex Bennée .mp_state = (cpu->power_state == PSCI_OFF) ? 524062ba099SAlex Bennée KVM_MP_STATE_STOPPED : KVM_MP_STATE_RUNNABLE 525fcf5ef2aSThomas Huth }; 526fcf5ef2aSThomas Huth int ret = kvm_vcpu_ioctl(CPU(cpu), KVM_SET_MP_STATE, &mp_state); 527fcf5ef2aSThomas Huth if (ret) { 528fcf5ef2aSThomas Huth fprintf(stderr, "%s: failed to set MP_STATE %d/%s\n", 529fcf5ef2aSThomas Huth __func__, ret, strerror(-ret)); 530fcf5ef2aSThomas Huth return -1; 531fcf5ef2aSThomas Huth } 532fcf5ef2aSThomas Huth } 533fcf5ef2aSThomas Huth 534fcf5ef2aSThomas Huth return 0; 535fcf5ef2aSThomas Huth } 536fcf5ef2aSThomas Huth 537fcf5ef2aSThomas Huth /* 538fcf5ef2aSThomas Huth * Sync the KVM MP_STATE into QEMU 539fcf5ef2aSThomas Huth */ 540fcf5ef2aSThomas Huth int kvm_arm_sync_mpstate_to_qemu(ARMCPU *cpu) 541fcf5ef2aSThomas Huth { 542fcf5ef2aSThomas Huth if (cap_has_mp_state) { 543fcf5ef2aSThomas Huth struct kvm_mp_state mp_state; 544fcf5ef2aSThomas Huth int ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_MP_STATE, &mp_state); 545fcf5ef2aSThomas Huth if (ret) { 546fcf5ef2aSThomas Huth fprintf(stderr, "%s: failed to get MP_STATE %d/%s\n", 547fcf5ef2aSThomas Huth __func__, ret, strerror(-ret)); 548fcf5ef2aSThomas Huth abort(); 549fcf5ef2aSThomas Huth } 550062ba099SAlex Bennée cpu->power_state = (mp_state.mp_state == KVM_MP_STATE_STOPPED) ? 551062ba099SAlex Bennée PSCI_OFF : PSCI_ON; 552fcf5ef2aSThomas Huth } 553fcf5ef2aSThomas Huth 554fcf5ef2aSThomas Huth return 0; 555fcf5ef2aSThomas Huth } 556fcf5ef2aSThomas Huth 557202ccb6bSDongjiu Geng int kvm_put_vcpu_events(ARMCPU *cpu) 558202ccb6bSDongjiu Geng { 559202ccb6bSDongjiu Geng CPUARMState *env = &cpu->env; 560202ccb6bSDongjiu Geng struct kvm_vcpu_events events; 561202ccb6bSDongjiu Geng int ret; 562202ccb6bSDongjiu Geng 563202ccb6bSDongjiu Geng if (!kvm_has_vcpu_events()) { 564202ccb6bSDongjiu Geng return 0; 565202ccb6bSDongjiu Geng } 566202ccb6bSDongjiu Geng 567202ccb6bSDongjiu Geng memset(&events, 0, sizeof(events)); 568202ccb6bSDongjiu Geng events.exception.serror_pending = env->serror.pending; 569202ccb6bSDongjiu Geng 570202ccb6bSDongjiu Geng /* Inject SError to guest with specified syndrome if host kernel 571202ccb6bSDongjiu Geng * supports it, otherwise inject SError without syndrome. 572202ccb6bSDongjiu Geng */ 573202ccb6bSDongjiu Geng if (cap_has_inject_serror_esr) { 574202ccb6bSDongjiu Geng events.exception.serror_has_esr = env->serror.has_esr; 575202ccb6bSDongjiu Geng events.exception.serror_esr = env->serror.esr; 576202ccb6bSDongjiu Geng } 577202ccb6bSDongjiu Geng 578202ccb6bSDongjiu Geng ret = kvm_vcpu_ioctl(CPU(cpu), KVM_SET_VCPU_EVENTS, &events); 579202ccb6bSDongjiu Geng if (ret) { 580202ccb6bSDongjiu Geng error_report("failed to put vcpu events"); 581202ccb6bSDongjiu Geng } 582202ccb6bSDongjiu Geng 583202ccb6bSDongjiu Geng return ret; 584202ccb6bSDongjiu Geng } 585202ccb6bSDongjiu Geng 586202ccb6bSDongjiu Geng int kvm_get_vcpu_events(ARMCPU *cpu) 587202ccb6bSDongjiu Geng { 588202ccb6bSDongjiu Geng CPUARMState *env = &cpu->env; 589202ccb6bSDongjiu Geng struct kvm_vcpu_events events; 590202ccb6bSDongjiu Geng int ret; 591202ccb6bSDongjiu Geng 592202ccb6bSDongjiu Geng if (!kvm_has_vcpu_events()) { 593202ccb6bSDongjiu Geng return 0; 594202ccb6bSDongjiu Geng } 595202ccb6bSDongjiu Geng 596202ccb6bSDongjiu Geng memset(&events, 0, sizeof(events)); 597202ccb6bSDongjiu Geng ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_VCPU_EVENTS, &events); 598202ccb6bSDongjiu Geng if (ret) { 599202ccb6bSDongjiu Geng error_report("failed to get vcpu events"); 600202ccb6bSDongjiu Geng return ret; 601202ccb6bSDongjiu Geng } 602202ccb6bSDongjiu Geng 603202ccb6bSDongjiu Geng env->serror.pending = events.exception.serror_pending; 604202ccb6bSDongjiu Geng env->serror.has_esr = events.exception.serror_has_esr; 605202ccb6bSDongjiu Geng env->serror.esr = events.exception.serror_esr; 606202ccb6bSDongjiu Geng 607202ccb6bSDongjiu Geng return 0; 608202ccb6bSDongjiu Geng } 609202ccb6bSDongjiu Geng 610fcf5ef2aSThomas Huth void kvm_arch_pre_run(CPUState *cs, struct kvm_run *run) 611fcf5ef2aSThomas Huth { 612fcf5ef2aSThomas Huth } 613fcf5ef2aSThomas Huth 614fcf5ef2aSThomas Huth MemTxAttrs kvm_arch_post_run(CPUState *cs, struct kvm_run *run) 615fcf5ef2aSThomas Huth { 6165d721b78SAlexander Graf ARMCPU *cpu; 6175d721b78SAlexander Graf uint32_t switched_level; 6185d721b78SAlexander Graf 6195d721b78SAlexander Graf if (kvm_irqchip_in_kernel()) { 6205d721b78SAlexander Graf /* 6215d721b78SAlexander Graf * We only need to sync timer states with user-space interrupt 6225d721b78SAlexander Graf * controllers, so return early and save cycles if we don't. 6235d721b78SAlexander Graf */ 6245d721b78SAlexander Graf return MEMTXATTRS_UNSPECIFIED; 6255d721b78SAlexander Graf } 6265d721b78SAlexander Graf 6275d721b78SAlexander Graf cpu = ARM_CPU(cs); 6285d721b78SAlexander Graf 6295d721b78SAlexander Graf /* Synchronize our shadowed in-kernel device irq lines with the kvm ones */ 6305d721b78SAlexander Graf if (run->s.regs.device_irq_level != cpu->device_irq_level) { 6315d721b78SAlexander Graf switched_level = cpu->device_irq_level ^ run->s.regs.device_irq_level; 6325d721b78SAlexander Graf 6335d721b78SAlexander Graf qemu_mutex_lock_iothread(); 6345d721b78SAlexander Graf 6355d721b78SAlexander Graf if (switched_level & KVM_ARM_DEV_EL1_VTIMER) { 6365d721b78SAlexander Graf qemu_set_irq(cpu->gt_timer_outputs[GTIMER_VIRT], 6375d721b78SAlexander Graf !!(run->s.regs.device_irq_level & 6385d721b78SAlexander Graf KVM_ARM_DEV_EL1_VTIMER)); 6395d721b78SAlexander Graf switched_level &= ~KVM_ARM_DEV_EL1_VTIMER; 6405d721b78SAlexander Graf } 6415d721b78SAlexander Graf 6425d721b78SAlexander Graf if (switched_level & KVM_ARM_DEV_EL1_PTIMER) { 6435d721b78SAlexander Graf qemu_set_irq(cpu->gt_timer_outputs[GTIMER_PHYS], 6445d721b78SAlexander Graf !!(run->s.regs.device_irq_level & 6455d721b78SAlexander Graf KVM_ARM_DEV_EL1_PTIMER)); 6465d721b78SAlexander Graf switched_level &= ~KVM_ARM_DEV_EL1_PTIMER; 6475d721b78SAlexander Graf } 6485d721b78SAlexander Graf 649b1659527SAndrew Jones if (switched_level & KVM_ARM_DEV_PMU) { 650b1659527SAndrew Jones qemu_set_irq(cpu->pmu_interrupt, 651b1659527SAndrew Jones !!(run->s.regs.device_irq_level & KVM_ARM_DEV_PMU)); 652b1659527SAndrew Jones switched_level &= ~KVM_ARM_DEV_PMU; 653b1659527SAndrew Jones } 6545d721b78SAlexander Graf 6555d721b78SAlexander Graf if (switched_level) { 6565d721b78SAlexander Graf qemu_log_mask(LOG_UNIMP, "%s: unhandled in-kernel device IRQ %x\n", 6575d721b78SAlexander Graf __func__, switched_level); 6585d721b78SAlexander Graf } 6595d721b78SAlexander Graf 6605d721b78SAlexander Graf /* We also mark unknown levels as processed to not waste cycles */ 6615d721b78SAlexander Graf cpu->device_irq_level = run->s.regs.device_irq_level; 6625d721b78SAlexander Graf qemu_mutex_unlock_iothread(); 6635d721b78SAlexander Graf } 6645d721b78SAlexander Graf 665fcf5ef2aSThomas Huth return MEMTXATTRS_UNSPECIFIED; 666fcf5ef2aSThomas Huth } 667fcf5ef2aSThomas Huth 668fcf5ef2aSThomas Huth 669fcf5ef2aSThomas Huth int kvm_arch_handle_exit(CPUState *cs, struct kvm_run *run) 670fcf5ef2aSThomas Huth { 671fcf5ef2aSThomas Huth int ret = 0; 672fcf5ef2aSThomas Huth 673fcf5ef2aSThomas Huth switch (run->exit_reason) { 674fcf5ef2aSThomas Huth case KVM_EXIT_DEBUG: 675fcf5ef2aSThomas Huth if (kvm_arm_handle_debug(cs, &run->debug.arch)) { 676fcf5ef2aSThomas Huth ret = EXCP_DEBUG; 677fcf5ef2aSThomas Huth } /* otherwise return to guest */ 678fcf5ef2aSThomas Huth break; 679fcf5ef2aSThomas Huth default: 680fcf5ef2aSThomas Huth qemu_log_mask(LOG_UNIMP, "%s: un-handled exit reason %d\n", 681fcf5ef2aSThomas Huth __func__, run->exit_reason); 682fcf5ef2aSThomas Huth break; 683fcf5ef2aSThomas Huth } 684fcf5ef2aSThomas Huth return ret; 685fcf5ef2aSThomas Huth } 686fcf5ef2aSThomas Huth 687fcf5ef2aSThomas Huth bool kvm_arch_stop_on_emulation_error(CPUState *cs) 688fcf5ef2aSThomas Huth { 689fcf5ef2aSThomas Huth return true; 690fcf5ef2aSThomas Huth } 691fcf5ef2aSThomas Huth 692fcf5ef2aSThomas Huth int kvm_arch_process_async_events(CPUState *cs) 693fcf5ef2aSThomas Huth { 694fcf5ef2aSThomas Huth return 0; 695fcf5ef2aSThomas Huth } 696fcf5ef2aSThomas Huth 697fcf5ef2aSThomas Huth /* The #ifdef protections are until 32bit headers are imported and can 698fcf5ef2aSThomas Huth * be removed once both 32 and 64 bit reach feature parity. 699fcf5ef2aSThomas Huth */ 700fcf5ef2aSThomas Huth void kvm_arch_update_guest_debug(CPUState *cs, struct kvm_guest_debug *dbg) 701fcf5ef2aSThomas Huth { 702fcf5ef2aSThomas Huth #ifdef KVM_GUESTDBG_USE_SW_BP 703fcf5ef2aSThomas Huth if (kvm_sw_breakpoints_active(cs)) { 704fcf5ef2aSThomas Huth dbg->control |= KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP; 705fcf5ef2aSThomas Huth } 706fcf5ef2aSThomas Huth #endif 707fcf5ef2aSThomas Huth #ifdef KVM_GUESTDBG_USE_HW 708fcf5ef2aSThomas Huth if (kvm_arm_hw_debug_active(cs)) { 709fcf5ef2aSThomas Huth dbg->control |= KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_HW; 710fcf5ef2aSThomas Huth kvm_arm_copy_hw_debug_data(&dbg->arch); 711fcf5ef2aSThomas Huth } 712fcf5ef2aSThomas Huth #endif 713fcf5ef2aSThomas Huth } 714fcf5ef2aSThomas Huth 715fcf5ef2aSThomas Huth void kvm_arch_init_irq_routing(KVMState *s) 716fcf5ef2aSThomas Huth { 717fcf5ef2aSThomas Huth } 718fcf5ef2aSThomas Huth 719fcf5ef2aSThomas Huth int kvm_arch_irqchip_create(MachineState *ms, KVMState *s) 720fcf5ef2aSThomas Huth { 721fcf5ef2aSThomas Huth if (machine_kernel_irqchip_split(ms)) { 722fcf5ef2aSThomas Huth perror("-machine kernel_irqchip=split is not supported on ARM."); 723fcf5ef2aSThomas Huth exit(1); 724fcf5ef2aSThomas Huth } 725fcf5ef2aSThomas Huth 726fcf5ef2aSThomas Huth /* If we can create the VGIC using the newer device control API, we 727fcf5ef2aSThomas Huth * let the device do this when it initializes itself, otherwise we 728fcf5ef2aSThomas Huth * fall back to the old API */ 729fcf5ef2aSThomas Huth return kvm_check_extension(s, KVM_CAP_DEVICE_CTRL); 730fcf5ef2aSThomas Huth } 731fcf5ef2aSThomas Huth 732fcf5ef2aSThomas Huth int kvm_arm_vgic_probe(void) 733fcf5ef2aSThomas Huth { 734fcf5ef2aSThomas Huth if (kvm_create_device(kvm_state, 735fcf5ef2aSThomas Huth KVM_DEV_TYPE_ARM_VGIC_V3, true) == 0) { 736fcf5ef2aSThomas Huth return 3; 737fcf5ef2aSThomas Huth } else if (kvm_create_device(kvm_state, 738fcf5ef2aSThomas Huth KVM_DEV_TYPE_ARM_VGIC_V2, true) == 0) { 739fcf5ef2aSThomas Huth return 2; 740fcf5ef2aSThomas Huth } else { 741fcf5ef2aSThomas Huth return 0; 742fcf5ef2aSThomas Huth } 743fcf5ef2aSThomas Huth } 744fcf5ef2aSThomas Huth 745fcf5ef2aSThomas Huth int kvm_arch_fixup_msi_route(struct kvm_irq_routing_entry *route, 746fcf5ef2aSThomas Huth uint64_t address, uint32_t data, PCIDevice *dev) 747fcf5ef2aSThomas Huth { 748b05c81d2SEric Auger AddressSpace *as = pci_device_iommu_address_space(dev); 749b05c81d2SEric Auger hwaddr xlat, len, doorbell_gpa; 750b05c81d2SEric Auger MemoryRegionSection mrs; 751b05c81d2SEric Auger MemoryRegion *mr; 752b05c81d2SEric Auger int ret = 1; 753b05c81d2SEric Auger 754b05c81d2SEric Auger if (as == &address_space_memory) { 755fcf5ef2aSThomas Huth return 0; 756fcf5ef2aSThomas Huth } 757fcf5ef2aSThomas Huth 758b05c81d2SEric Auger /* MSI doorbell address is translated by an IOMMU */ 759b05c81d2SEric Auger 760b05c81d2SEric Auger rcu_read_lock(); 761bc6b1cecSPeter Maydell mr = address_space_translate(as, address, &xlat, &len, true, 762bc6b1cecSPeter Maydell MEMTXATTRS_UNSPECIFIED); 763b05c81d2SEric Auger if (!mr) { 764b05c81d2SEric Auger goto unlock; 765b05c81d2SEric Auger } 766b05c81d2SEric Auger mrs = memory_region_find(mr, xlat, 1); 767b05c81d2SEric Auger if (!mrs.mr) { 768b05c81d2SEric Auger goto unlock; 769b05c81d2SEric Auger } 770b05c81d2SEric Auger 771b05c81d2SEric Auger doorbell_gpa = mrs.offset_within_address_space; 772b05c81d2SEric Auger memory_region_unref(mrs.mr); 773b05c81d2SEric Auger 774b05c81d2SEric Auger route->u.msi.address_lo = doorbell_gpa; 775b05c81d2SEric Auger route->u.msi.address_hi = doorbell_gpa >> 32; 776b05c81d2SEric Auger 777b05c81d2SEric Auger trace_kvm_arm_fixup_msi_route(address, doorbell_gpa); 778b05c81d2SEric Auger 779b05c81d2SEric Auger ret = 0; 780b05c81d2SEric Auger 781b05c81d2SEric Auger unlock: 782b05c81d2SEric Auger rcu_read_unlock(); 783b05c81d2SEric Auger return ret; 784b05c81d2SEric Auger } 785b05c81d2SEric Auger 786fcf5ef2aSThomas Huth int kvm_arch_add_msi_route_post(struct kvm_irq_routing_entry *route, 787fcf5ef2aSThomas Huth int vector, PCIDevice *dev) 788fcf5ef2aSThomas Huth { 789fcf5ef2aSThomas Huth return 0; 790fcf5ef2aSThomas Huth } 791fcf5ef2aSThomas Huth 792fcf5ef2aSThomas Huth int kvm_arch_release_virq_post(int virq) 793fcf5ef2aSThomas Huth { 794fcf5ef2aSThomas Huth return 0; 795fcf5ef2aSThomas Huth } 796fcf5ef2aSThomas Huth 797fcf5ef2aSThomas Huth int kvm_arch_msi_data_to_gsi(uint32_t data) 798fcf5ef2aSThomas Huth { 799fcf5ef2aSThomas Huth return (data - 32) & 0xffff; 800fcf5ef2aSThomas Huth } 801