RISC-V support that works on QEMU with a single hart.

Thanks for Simon Burge for plic(4).