#
b4a9ee59 |
| 02-Feb-2022 |
nakayama <nakayama@NetBSD.org> |
Fix misplaced comma.
|
#
283c9082 |
| 29-Jan-2022 |
msaitoh <msaitoh@NetBSD.org> |
Add code for DDR5 a little. I have no datasheet.
|
#
9d01d5f7 |
| 29-Jan-2022 |
msaitoh <msaitoh@NetBSD.org> |
Add LPDDR4X and DDR5. Not decoded yet.
|
#
5ebfa904 |
| 24-Mar-2020 |
msaitoh <msaitoh@NetBSD.org> |
Calculate DDR3's tRAS correctly.
|
#
dbe0c660 |
| 24-Mar-2020 |
msaitoh <msaitoh@NetBSD.org> |
- Define some new parameters of DDR3 SPD ROM. - Use fine timebase parameters for time calculation on DDR3. This change makes PC3-XXXX vaule more correctly on newer DDR3.
|
#
94272299 |
| 24-Mar-2020 |
msaitoh <msaitoh@NetBSD.org> |
KNF. No functional change.
|
#
3a3ac4c9 |
| 20-Mar-2020 |
msaitoh <msaitoh@NetBSD.org> |
Print DDR3's row and column correctly.
|
#
270ed425 |
| 07-Apr-2019 |
pgoyette <pgoyette@NetBSD.org> |
Fix spelling of symeti^Hric
|
#
f14f34db |
| 27-Dec-2018 |
msaitoh <msaitoh@NetBSD.org> |
Print rank on DDR4.
|
#
14d5ef53 |
| 26-Dec-2018 |
msaitoh <msaitoh@NetBSD.org> |
- Fix DDR4's rows and columns value. - Print "banks/group" instead of "banks" because it's not the total bank number.
|
#
93666ffe |
| 24-Oct-2017 |
msaitoh <msaitoh@NetBSD.org> |
Print "ECC" or "no ECC" for DDR4.
|
#
42bf05ed |
| 16-Oct-2017 |
christos <christos@NetBSD.org> |
simplify previous.
|
#
be2871a7 |
| 16-Oct-2017 |
christos <christos@NetBSD.org> |
dedup
|
#
b08b4c8f |
| 16-Oct-2017 |
msaitoh <msaitoh@NetBSD.org> |
A part number field of DDR3 and DDR4 is not NUL terminated. All unused chars are filled by 0x20. Print it correctly.
Before: spdmem0 at iic0 addr 0x50: 8KTF51264AZ-1G6E1 E1M^@,DPAFEQZ021 spdmem1 at
A part number field of DDR3 and DDR4 is not NUL terminated. All unused chars are filled by 0x20. Print it correctly.
Before: spdmem0 at iic0 addr 0x50: 8KTF51264AZ-1G6E1 E1M^@,DPAFEQZ021 spdmem1 at iic0 addr 0x51: ACR256X64D3U1333C9BA^AM^X spdmem2 at iic0 addr 0x52: KP223C-ELD BA^BM-~
After: spdmem0 at iic0 addr 0x50: 8KTF51264AZ-1G6E1 spdmem1 at iic0 addr 0x51: ACR256X64D3U1333C9 spdmem2 at iic0 addr 0x52: KP223C-ELD
show more ...
|
#
e5a33577 |
| 18-Jan-2017 |
msaitoh <msaitoh@NetBSD.org> |
- Move __DDR4_VALUE()'s comment to the correct position. - s/ftp/ftb/. No functional change.
|
#
17bd22f7 |
| 11-Jan-2017 |
maya <maya@NetBSD.org> |
fix off by one.
ok riastradh
|
#
7ceeca70 |
| 09-Sep-2016 |
msaitoh <msaitoh@NetBSD.org> |
Add code to select page "0" for DDR4 and newer SPD ROM. If the value read is not suitable as SPD ROM, try to select page 0 and try again. The passed arguments of iic_exec(SPDCTL_SPA) might not be cor
Add code to select page "0" for DDR4 and newer SPD ROM. If the value read is not suitable as SPD ROM, try to select page 0 and try again. The passed arguments of iic_exec(SPDCTL_SPA) might not be correct and/or our API of iic_exec() should be improved. See the comment for the detail.
Use this change until we find a better (or correct?) way.
show more ...
|
#
db53b886 |
| 05-Jan-2016 |
msaitoh <msaitoh@NetBSD.org> |
Check whether iic_exec is failed or not. - This change fixes a bug that a device that the checksum is really 0 fails attaching. - Reduce the number of access to one if a device doesn't exist. Witho
Check whether iic_exec is failed or not. - This change fixes a bug that a device that the checksum is really 0 fails attaching. - Reduce the number of access to one if a device doesn't exist. Without this change and iic(4) does polling, it'll wait long time.
show more ...
|
#
d6323be7 |
| 24-Dec-2015 |
msaitoh <msaitoh@NetBSD.org> |
- Add DDR4E, LPDDR3 and LPDDR4. - Check NVDIMM hybrid. - add DDR4's tWR and tWTR. - Print cycle time with aprint_verbose on DDR4 as DDR[23].
|
#
318808d5 |
| 08-Dec-2015 |
pgoyette <pgoyette@NetBSD.org> |
Update calculations for DDR4 devices. This gets 1066MHz modules to report as PC4-17000.
XXX Due to insufficient precision in the SPD ROM data, we still report XXX these modules with a DDR speed of
Update calculations for DDR4 devices. This gets 1066MHz modules to report as PC4-17000.
XXX Due to insufficient precision in the SPD ROM data, we still report XXX these modules with a DDR speed of 2132MHz, not 2133. :( (The XXX cycle time is really 937.5ps, but is stored in the ROM as 938.0ps)
show more ...
|
#
a645dcfd |
| 07-Dec-2015 |
msaitoh <msaitoh@NetBSD.org> |
Bugfixes - Calculate cycle_time correctly. _ftb is from +127 to -128. - Print latency in correct order. - Don't print the size twice. - KNF
|
#
d6d3b391 |
| 06-Dec-2015 |
msaitoh <msaitoh@NetBSD.org> |
KNF.
|
#
c5f75c9f |
| 05-Dec-2015 |
pgoyette <pgoyette@NetBSD.org> |
Use the DDR4 rows and columns fields when printing DDR4 data
|
#
8d690fd3 |
| 05-Dec-2015 |
msaitoh <msaitoh@NetBSD.org> |
Calculated CRC is for bytes from 0 to 125 on DDR4. Now we can attach spdmem driver for DDR4.
|
#
600c3819 |
| 15-May-2015 |
msaitoh <msaitoh@NetBSD.org> |
Print operable voltage with aprint_verbose(). OK'ed by pgoyette@.
|