Home
last modified time | relevance | path

Searched defs:AR_ISR_S0 (Results 1 – 3 of 3) sorted by last modified time

/dragonfly/sys/dev/netif/ath/ath_hal/ar5212/
H A Dar5212reg.h47 #define AR_ISR_S0 0x0084 /* MAC Secondary interrupt status register 0 */ macro
/dragonfly/sys/dev/netif/ath/ath_hal/ar5211/
H A Dar5211reg.h50 #define AR_ISR_S0 0x0084 /* Secondary interrupt status reg 0 */ macro
/dragonfly/sys/contrib/dev/ath/ath_hal/ar9300/
H A Dar9300reg.h273 #define AR_ISR_S0 AR_MAC_DMA_OFFSET(MAC_DMA_ISR_S0) macro