/freebsd/lib/libvgl/ |
H A D | mouse.c | 252 VGLMouseSetImage(VGLBitmap *AndMask, VGLBitmap *OrMask) in VGLMouseSetImage()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
H A D | LoongArchISelDAGToDAG.cpp | 233 const APInt &AndMask = N->getConstantOperandAPInt(1); in selectShiftMask() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
H A D | AMDGPUInstPrinter.cpp | 1513 static void printSwizzleBitmask(const uint16_t AndMask, in printSwizzleBitmask() 1570 uint16_t AndMask = (Imm >> BITMASK_AND_SHIFT) & BITMASK_MASK; in printSwizzle() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/ |
H A D | RISCVInstructionSelector.cpp | 180 APInt AndMask; in selectShiftMask() local
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Instrumentation/ |
H A D | DataFlowSanitizer.cpp | 282 uint64_t AndMask; member 1902 uint64_t AndMask = MapParams->AndMask; in getShadowOffset() local
|
H A D | MemorySanitizer.cpp | 380 uint64_t AndMask; member 1696 if (uint64_t AndMask = MS.MapParams->AndMask) in getShadowPtrOffset() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64FrameLowering.cpp | 740 const uint64_t AndMask = ~(MaxAlign - 1); in allocateStackSpace() local 2026 uint64_t AndMask = ~(MFI.getMaxAlign().value() - 1); in emitPrologue() local
|
H A D | AArch64ISelDAGToDAG.cpp | 727 APInt AndMask = RHSC->getAPIntValue(); in SelectShiftedRegisterFromAnd() local 815 uint64_t AndMask = CSD->getZExtValue(); in getExtendTypeForNode() local 2431 uint64_t AndMask = 0; in isSeveralBitsExtractOpFromShr() local
|
H A D | AArch64ISelLowering.cpp | 19091 uint64_t AndMask = CSD->getZExtValue(); in isExtendOrShiftOperand() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZISelDAGToDAG.cpp | 745 uint64_t AndMask = MaskNode->getZExtValue(); in detectOrAndInsertion() local
|
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | TargetLowering.h | 850 const std::optional<APInt> &AndMask) const { in preferedOpcodeForCmpEqPiecesOfOperand() 3264 const APInt &AndMask) const { in shouldFoldSelectWithSingleBitTest()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVISelDAGToDAG.cpp | 2558 const APInt &AndMask = ShAmt.getConstantOperandAPInt(1); in selectShiftMask() local
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineSelect.cpp | 134 APInt AndMask; in foldSelectICmpAnd() local
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/ |
H A D | Local.cpp | 3753 const APInt &AndMask = *C; in collectBitParts() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
H A D | AMDGPUAsmParser.cpp | 7647 encodeBitmaskPerm(const unsigned AndMask, in encodeBitmaskPerm() 7799 unsigned AndMask = 0; in parseSwizzleBitmaskPerm() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64InstructionSelector.cpp | 7502 uint64_t AndMask = *MaybeAndMask; in getExtendTypeForInst() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPULegalizerInfo.cpp | 5373 auto AndMask = B.buildConstant(S32, 0x0000ffff); in legalizePointerAsRsrcIntrin() local
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 25672 SmallVector<SDValue, 16> AndMask(NumElts, DAG.getUNDEF(IntSVT)); in visitVECTOR_SHUFFLE() local 27309 const APInt &AndMask = ConstAndRHS->getAPIntValue(); in SimplifySelectCC() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 17721 uint32_t AndMask = static_cast<uint32_t>(AndMaskNode->getZExtValue()); in PerformShiftCombine() local
|