Home
last modified time | relevance | path

Searched defs:PLL_DIV (Results 1 – 25 of 134) sorted by relevance

123456

/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/x86/
H A Dclk-lgm.c112 #define PLL_DIV(x) ((x) + 0x04) macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DBF522_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
H A DBF523_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DBF523_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
H A DBF522_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DBF522_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
H A DBF523_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/x86/
H A Dclk-lgm.c112 #define PLL_DIV(x) ((x) + 0x04) macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/
H A Dclk-sparx5.c19 #define PLL_DIV GENMASK(7, 0) macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/
H A Dclk-sparx5.c19 #define PLL_DIV GENMASK(7, 0) macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/x86/
H A Dclk-lgm.c112 #define PLL_DIV(x) ((x) + 0x04) macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DBF522_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
H A DBF523_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/
H A Dclk-sparx5.c19 #define PLL_DIV GENMASK(7, 0) macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DBF522_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
H A DBF523_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DBF522_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
H A DBF523_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DBF522_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
H A DBF523_def.h14 #define PLL_DIV 0xFFC00004 /* PLL Divide Register */ macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/at91/
H A Dclk-pll.c19 #define PLL_DIV(reg) ((reg) & PLL_DIV_MASK) macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/at91/
H A Dclk-pll.c19 #define PLL_DIV(reg) ((reg) & PLL_DIV_MASK) macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/at91/
H A Dclk-pll.c19 #define PLL_DIV(reg) ((reg) & PLL_DIV_MASK) macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/mips/ar7/
H A Dclock.c54 #define PLL_DIV 0x00000002 macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/mips/ar7/
H A Dclock.c54 #define PLL_DIV 0x00000002 macro

123456