Home
last modified time | relevance | path

Searched refs:BIT4 (Results 201 – 225 of 1793) sorted by relevance

12345678910>>...72

/dports/devel/riscv64-gcc/gcc-8.3.0/gcc/testsuite/gcc.target/sh/
H A Dsh2a-bld.c22 unsigned char BIT4:1; member
40 USRSTR.ICR0.BIT.BIT4 ^= c; in main()
/dports/lang/gnat_util/gcc-6-20180516/gcc/testsuite/gcc.target/sh/
H A Dsh2a-bld.c22 unsigned char BIT4:1; member
40 USRSTR.ICR0.BIT.BIT4 ^= c; in main()
/dports/devel/avr-gcc/gcc-10.2.0/gcc/testsuite/gcc.target/sh/
H A Dsh2a-bld.c22 unsigned char BIT4:1; member
40 USRSTR.ICR0.BIT.BIT4 ^= c; in main()
/dports/lang/gcc11/gcc-11.2.0/gcc/testsuite/gcc.target/sh/
H A Dsh2a-bld.c22 unsigned char BIT4:1; member
40 USRSTR.ICR0.BIT.BIT4 ^= c; in main()
/dports/lang/gcc9/gcc-9.4.0/gcc/testsuite/gcc.target/sh/
H A Dsh2a-bld.c22 unsigned char BIT4:1; member
40 USRSTR.ICR0.BIT.BIT4 ^= c; in main()
/dports/lang/gcc10-devel/gcc-10-20211008/gcc/testsuite/gcc.target/sh/
H A Dsh2a-bld.c22 unsigned char BIT4:1; member
40 USRSTR.ICR0.BIT.BIT4 ^= c; in main()
/dports/devel/mingw32-gcc/gcc-4.8.1/gcc/testsuite/gcc.target/sh/
H A Dsh2a-bld.c23 unsigned char BIT4:1; member
41 USRSTR.ICR0.BIT.BIT4 ^= c; in main()
/dports/devel/msp430-debug-stack/msp430-debug-stack-3.15.0.1/Bios/src/hil/msp_fet/
H A DarchFpga.h89 #define FPGA_CMD_BITS ( BIT2 + BIT3 + BIT4 + BIT5 )
139 #define FPGA_BYPASS_DIR_CTRL_RST_BIT ( BIT4 )
149 #define FPGA_BYPASS_RST_BIT ( BIT4 )
174 #define FPGA_BYPASS_DIR_CTRL_UART_TXD_BIT ( BIT4 )
/dports/comms/linrad/linrad-04.02/
H A Dusers.h62 #define BIT4 16 macro
71 #define HWARE_MORSE_KEY BIT4
H A Dhwaredef.h120 #define BIT4 16 macro
129 #define HWARE_MORSE_KEY BIT4
/dports/devel/msp430-debug-stack/msp430-debug-stack-3.15.0.1/Bios/src/fw/fet/FetInit/
H A DeZ_FET_init.c53 P1DIR = (BIT2+BIT3+BIT4); in init_BiosPorts()
64 P6DIR &= ~BIT4; in init_BiosPorts()
/dports/math/primesieve/primesieve-7.7/src/
H A DEratMedium.cpp146 case 1: CHECK_FINISHED(1); *p &= BIT4; p += dist1; FALLTHROUGH; in crossOff_7()
189 case 15: CHECK_FINISHED(15); *p &= BIT4; p += dist2; in crossOff_11()
222 case 19: CHECK_FINISHED(19); *p &= BIT4; p += dist1; FALLTHROUGH; in crossOff_13()
260 case 28: CHECK_FINISHED(28); *p &= BIT4; p += dist2; FALLTHROUGH; in crossOff_17()
293 case 32: CHECK_FINISHED(32); *p &= BIT4; p += dist0; FALLTHROUGH; in crossOff_19()
335 case 46: CHECK_FINISHED(46); *p &= BIT4; p += dist0; FALLTHROUGH; in crossOff_23()
367 case 50: CHECK_FINISHED(50); *p &= BIT4; p += dist2; FALLTHROUGH; in crossOff_29()
406 case 61: CHECK_FINISHED(61); *p &= BIT4; p += dist1; FALLTHROUGH; in crossOff_31()
/dports/math/primecount/primecount-7.2/lib/primesieve/src/
H A DEratMedium.cpp146 case 1: CHECK_FINISHED(1); *p &= BIT4; p += dist1; FALLTHROUGH; in crossOff_7()
189 case 15: CHECK_FINISHED(15); *p &= BIT4; p += dist2; in crossOff_11()
222 case 19: CHECK_FINISHED(19); *p &= BIT4; p += dist1; FALLTHROUGH; in crossOff_13()
260 case 28: CHECK_FINISHED(28); *p &= BIT4; p += dist2; FALLTHROUGH; in crossOff_17()
293 case 32: CHECK_FINISHED(32); *p &= BIT4; p += dist0; FALLTHROUGH; in crossOff_19()
335 case 46: CHECK_FINISHED(46); *p &= BIT4; p += dist0; FALLTHROUGH; in crossOff_23()
367 case 50: CHECK_FINISHED(50); *p &= BIT4; p += dist2; FALLTHROUGH; in crossOff_29()
406 case 61: CHECK_FINISHED(61); *p &= BIT4; p += dist1; FALLTHROUGH; in crossOff_31()
/dports/emulators/qemu60/qemu-6.0.0/roms/edk2/ShellPkg/Library/UefiShellAcpiViewCommandLib/
H A DAcpiView.c117 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4)) in ProcessTableReportOptions()
152 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4)) in ProcessTableReportOptions()
299 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4) in AcpiView()
310 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4) in AcpiView()
/dports/emulators/qemu5/qemu-5.2.0/roms/edk2/ShellPkg/Library/UefiShellAcpiViewCommandLib/
H A DAcpiView.c117 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4)) in ProcessTableReportOptions()
152 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4)) in ProcessTableReportOptions()
299 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4) in AcpiView()
310 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4) in AcpiView()
/dports/sysutils/uefi-edk2-bhyve/edk2-edk2-stable202102/ShellPkg/Library/UefiShellAcpiViewCommandLib/
H A DAcpiView.c117 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4)) in ProcessTableReportOptions()
152 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4)) in ProcessTableReportOptions()
299 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4) in AcpiView()
310 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4) in AcpiView()
/dports/emulators/qemu/qemu-6.2.0/roms/edk2/ShellPkg/Library/UefiShellAcpiViewCommandLib/
H A DAcpiView.c117 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4)) in ProcessTableReportOptions()
152 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4)) in ProcessTableReportOptions()
299 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4) in AcpiView()
310 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4) in AcpiView()
/dports/sysutils/edk2/edk2-edk2-stable202102/ShellPkg/Library/UefiShellAcpiViewCommandLib/
H A DAcpiView.c117 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4))
152 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4))
299 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4)
310 ((OriginalAttribute&(BIT4|BIT5|BIT6))>>4)
/dports/devel/msp430-debug-stack/msp430-debug-stack-3.15.0.1/Bios/src/hil/uifv1/
H A Darch.h129 (unsigned char) BIT4, // _TDIOFF
230 #define SETTDION ((P4OUT) |= (BIT4))
231 #define SETTDIOFF ((P4OUT) &= (~BIT4))
237 #define STROBEOUT BIT4 // P2.4 (out) (secondary function)
/dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Broadcom/Bcm283x/Include/IndustryStandard/
H A DBcm2836Sdio.h29 #define DDIR_READ BIT4
95 #define BWR BIT4
107 #define BWR_EN BIT4
123 #define BWR_SIGEN BIT4
/dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/Vlv2DeviceRefCodePkg/ValleyView2Soc/SouthCluster/Include/Library/
H A DI2CLib.h72 #define I2C_INTR_TX_EMPTY BIT4
97 #define STAT_RFF BIT4 // RX FIFO is completely full
134 #define I2C_INTR_TX_EMPTY BIT4
/dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/Vlv2DeviceRefCodePkg/ValleyView2Soc/SouthCluster/Include/Library/
H A DI2CLib.h66 #define I2C_INTR_TX_EMPTY BIT4
91 #define STAT_RFF BIT4 // RX FIFO is completely full
128 #define I2C_INTR_TX_EMPTY BIT4
/dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/QuarkSocPkg/QuarkNorthCluster/Include/
H A DQuarkNcSocId.h283 #define B_TSCGF1_CONFIG_ISNSCURRENTSEL_MASK (BIT5 | BIT4 | BIT3)
327 #define B_CFG_STICKY_RW_WARM_RST BIT4
381 #define B_QNC_SMBUS_START (BIT4) // Start/Stop
489 #define B_QNC_GPE0BLK_SMIE_APM (BIT4) // APM
503 #define B_QNC_GPE0BLK_SMIS_APM (BIT4) // APM
725 #define B_QNC_RCRB_SPIC_COP (BIT6+BIT5+BIT4) // SPI Cycle Opcode…
/dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/QuarkSocPkg/QuarkNorthCluster/MemoryInit/Pei/
H A Dmeminit.c295 isbM32m(MCU, DPMC1, 2 << 4, BIT5|BIT4); in prog_ddr_control()
583 … (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (0), (BIT4)); // Per-Bit De-Sk… in ddrphy_init()
584 … (bl_grp_i * DDRIODQ_BL_OFFSET) + (channel_i * DDRIODQ_CH_OFFSET)), (0), (BIT4)); // Per-Bit De-Sk… in ddrphy_init()
593 …DDRIOCCC_CH_OFFSET)), ((0x03<<5)|(0x03<<0)), ((BIT9|BIT8|BIT7|BIT6|BIT5)|(BIT4|BIT3|BIT2|BIT1|BIT0… in ddrphy_init()
606 …IOCCC_CH_OFFSET)), ((0x03<<8)|(0x03<<0)), ((BIT12|BIT11|BIT10|BIT9|BIT8)|(BIT4|BIT3|BIT2|BIT1|BIT0… in ddrphy_init()
739 …isbM32m(DDRPHY, (MSCNTR), (0x64<<0), (BIT7|BIT6|BIT5|BIT4|BIT3|BIT2|BIT1|BIT0)); // Set 1us counter in ddrphy_init()
809 …empD), ((BIT15|BIT14|BIT13|BIT12)|(BIT11|BIT10|BIT9|BIT8)|(BIT7|BIT6|BIT5|BIT4)|(BIT3|BIT2|BIT1|BI… in ddrphy_init()
830 …isbM32m(DDRPHY, (CMDCLKALIGNREG0 + (channel_i * DDRIOCCC_CH_OFFSET)), (0x2<<4), (BIT5|BIT4)); // C… in ddrphy_init()
911 DRMCbuffer |= (BIT4 | DRPbuffer); in jedec_init()
1265 isbM32m(DDRPHY, B01LATCTL1, val << 0, (BIT4|BIT3|BIT2|BIT1|BIT0)); in rcvn_cal()
[all …]
/dports/devel/msp430-debug-stack/msp430-debug-stack-3.15.0.1/Bios/src/fpga_update/
H A DFpgaUpdate.c98 P9OUT |= BIT4; in UpdateFpga()
100 P9OUT &= ~BIT4; in UpdateFpga()

12345678910>>...72