Home
last modified time | relevance | path

Searched refs:l2 (Results 151 – 175 of 517) sorted by relevance

12345678910>>...21

/linux/tools/testing/selftests/bpf/
H A Dtest_lpm_map.c171 struct tlpm_node *t1, *t2, *l1 = NULL, *l2 = NULL; in test_lpm_order() local
187 l2 = tlpm_add(l2, t1->key, t1->n_bits); in test_lpm_order()
193 t2 = tlpm_match(l2, key, 16); in test_lpm_order()
205 tlpm_clear(l2); in test_lpm_order()
/linux/arch/arm64/boot/dts/apple/
H A Dt600x-common.dtsi199 l2_cache_0: l2-cache-0 {
206 l2_cache_1: l2-cache-1 {
213 l2_cache_2: l2-cache-2 {
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8365.dtsi139 next-level-cache = <&l2>;
159 next-level-cache = <&l2>;
179 next-level-cache = <&l2>;
199 next-level-cache = <&l2>;
237 l2: l2-cache { label
/linux/arch/arm64/boot/dts/qcom/
H A Dsm8550-mtp.dts209 vdd-l2-l13-l14-supply = <&vreg_bob1>;
365 vdd-l2-supply = <&vreg_s4e_0p9>;
411 vdd-l2-supply = <&vreg_s4e_0p9>;
449 vdd-l2-supply = <&vreg_s4g_1p3>;
526 vdd-l1-l2-supply = <&vreg_s4g_1p3>;
586 vdd-l1-l2-supply = <&vreg_s4g_1p3>;
H A Dsm8150-mtp.dts71 vdd-l2-l10-supply = <&vreg_bob>;
224 vdd-l2-l3-supply = <&vreg_s8c_1p3>;
330 vdd-l2-supply = <&vreg_s8c_1p3>;
H A Dsm8250-hdk.dts84 vdd-l2-l10-supply = <&vreg_bob>;
216 vdd-l2-l3-supply = <&vreg_s8c_1p3>;
320 vdd-l2-supply = <&vreg_s8c_1p3>;
H A Dsm8650-mtp.dts110 vdd-l2-l13-l14-supply = <&vreg_bob1>;
268 vdd-l2-supply = <&vreg_s1c_1p2>;
411 vdd-l2-supply = <&vreg_s3c_0p9>;
459 vdd-l1-l2-supply = <&vreg_s1c_1p2>;
525 vdd-l1-l2-supply = <&vreg_s1c_1p2>;
/linux/arch/arm64/boot/dts/ti/
H A Dk3-am642.dtsi58 L2_0: l2-cache0 {
H A Dk3-am652.dtsi55 L2_0: l2-cache0 {
/linux/arch/powerpc/boot/dts/fsl/
H A Dp1020rdb-pc_camp_core0.dts7 * This dts file allows core0 to have memory, l2, i2c, spi, gpio, tdm, dma, usb,
H A Dbsc9132si-post.dtsi125 L2: l2-cache-controller@20000 {
126 compatible = "fsl,bsc9132-l2-cache-controller";
H A Dc293si-post.dtsi104 L2: l2-cache-controller@20000 {
105 compatible = "fsl,c293-l2-cache-controller";
H A Dmpc8548si-post.dtsi136 L2: l2-cache-controller@20000 {
137 compatible = "fsl,mpc8548-l2-cache-controller";
/linux/drivers/isdn/mISDN/
H A Dlayer2.h34 struct layer2 *l2; member
/linux/drivers/memory/
H A DMakefile14 obj-$(CONFIG_BT1_L2_CTL) += bt1-l2-ctl.o
/linux/drivers/soc/qcom/
H A DMakefile34 obj-$(CONFIG_QCOM_KRYO_L2_ACCESSORS) += kryo-l2-accessors.o
/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,hfpll.yaml47 Otherwise hfpll_Y where Y is more specific such as "l2".
/linux/arch/sparc/kernel/
H A Dhead_32.S728 set current_pc, %l2
729 cmp %l2, %g3
732 sub %g3, %l2, %l6
739 cmp %l5, %l2
H A Detrap_64.S135 add %g7, 4, %l2
181 wrpr %l2, %tnpc
/linux/arch/arm64/boot/dts/socionext/
H A Duniphier-ld11.dtsi39 next-level-cache = <&l2>;
49 next-level-cache = <&l2>;
53 l2: l2-cache { label
H A Duniphier-pxs3.dtsi46 next-level-cache = <&l2>;
57 next-level-cache = <&l2>;
68 next-level-cache = <&l2>;
79 next-level-cache = <&l2>;
84 l2: l2-cache { label
/linux/fs/smb/client/
H A Ddir.c852 int i, l1, l2; local
866 l2 = codepage->char2uni(&name->name[i], name->len - i, &c2);
872 if (unlikely(l1 < 0 && l2 < 0)) {
883 if (l1 != l2)
/linux/arch/arm64/boot/dts/hisilicon/
H A Dhip06.dtsi212 cluster0_l2: l2-cache0 {
218 cluster1_l2: l2-cache1 {
224 cluster2_l2: l2-cache2 {
230 cluster3_l2: l2-cache3 {
/linux/fs/nfs/
H A Dpnfs.h674 const struct pnfs_layout_range *l2) in pnfs_lseg_range_intersecting() argument
677 u64 end2 = pnfs_end_offset(l2->offset, l2->length); in pnfs_lseg_range_intersecting()
679 return pnfs_is_range_intersecting(l1->offset, end1, l2->offset, end2); in pnfs_lseg_range_intersecting()
/linux/arch/arm/boot/dts/socionext/
H A Duniphier-pxs2.dtsi27 next-level-cache = <&l2>;
38 next-level-cache = <&l2>;
49 next-level-cache = <&l2>;
60 next-level-cache = <&l2>;
161 l2: cache-controller@500c0000 { label

12345678910>>...21