Home
last modified time | relevance | path

Searched refs:max_t (Results 26 – 46 of 46) sorted by relevance

12

/netbsd/sys/external/bsd/drm2/dist/drm/i915/
H A Di915_vma.c703 size = max_t(typeof(size), size, vma->fence_size); in i915_vma_insert()
704 alignment = max_t(typeof(alignment), in i915_vma_insert()
H A Di915_pmu.c28 #define PERIOD max_t(u64, 10000, NSEC_PER_SEC / FREQUENCY)
H A Di915_debugfs.c3703 sseu->eu_per_subslice = max_t(unsigned int, in cherryview_sseu_device_status()
3758 sseu->eu_per_subslice = max_t(unsigned int, in gen10_sseu_device_status()
3817 sseu->eu_per_subslice = max_t(unsigned int, in gen9_sseu_device_status()
H A Dintel_pm.c3036 wm[level] = max_t(u16, wm[level], DIV_ROUND_UP(min, 5)); in ilk_increase_wm_latency()
/netbsd/sys/external/bsd/drm2/dist/drm/vmwgfx/
H A Dvmwgfx_drv.c549 width = max_t(uint32_t, width, VMW_MIN_INITIAL_WIDTH); in vmw_get_initial_size()
550 height = max_t(uint32_t, height, VMW_MIN_INITIAL_HEIGHT); in vmw_get_initial_size()
H A Dvmwgfx_surface.c1915 start = max_t(size_t, start, res->backup_offset) - res->backup_offset; in vmw_surface_tex_dirty_range_add()
1955 start = max_t(size_t, start, res->backup_offset) - res->backup_offset; in vmw_surface_buf_dirty_range_add()
2104 num_samples = max_t(u32, 1, srf->multisample_count); in vmw_surface_dirty_alloc()
H A Dvmwgfx_cmdbuf.c1040 max_t(size_t, size, man->default_size), in vmw_cmdbuf_reserve_cur()
H A Dvmwgfx_kms.c2888 bb.x2 = max_t(int, bb.x2, clip.x2); in vmw_du_helper_plane_update()
2889 bb.y2 = max_t(int, bb.y2, clip.y2); in vmw_du_helper_plane_update()
/netbsd/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/gr/
H A Dnouveau_nvkm_engine_gr_ctxgf100.c1288 atarget = max_t(u32, gr->tpc_total * i / 32, 1); in gf100_grctx_generate_alpha_beta_tables()
/netbsd/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Dsi_dpm.h895 u32 max_t; member
H A Damdgpu_gfx_v6_0.c1382 unsigned sh_per_se = max_t(unsigned, adev->gfx.config.max_sh_per_se, 1); in gfx_v6_0_write_harvested_raster_configs()
1383 unsigned num_se = max_t(unsigned, adev->gfx.config.max_shader_engines, 1); in gfx_v6_0_write_harvested_raster_configs()
H A Damdgpu_gfx_v7_0.c1682 unsigned sh_per_se = max_t(unsigned, adev->gfx.config.max_sh_per_se, 1); in gfx_v7_0_write_harvested_raster_configs()
1683 unsigned num_se = max_t(unsigned, adev->gfx.config.max_shader_engines, 1); in gfx_v7_0_write_harvested_raster_configs()
H A Damdgpu_gfx_v8_0.c3512 unsigned sh_per_se = max_t(unsigned, adev->gfx.config.max_sh_per_se, 1); in gfx_v8_0_write_harvested_raster_configs()
3513 unsigned num_se = max_t(unsigned, adev->gfx.config.max_shader_engines, 1); in gfx_v8_0_write_harvested_raster_configs()
H A Damdgpu_si_dpm.c1940 u32 t_max = dte_data->max_t; in si_update_dte_from_pl2()
2606 dte_tables->MaxT = cpu_to_be32(dte_data->max_t); in si_initialize_smc_dte_tables()
/netbsd/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/mmu/
H A Dnouveau_nvkm_subdev_mmu_vmm.c1817 align = max_t(u8, align, shift); in nvkm_vmm_get_locked()
1819 align = max_t(u8, align, 12); in nvkm_vmm_get_locked()
/netbsd/sys/external/bsd/drm2/dist/drm/i915/display/
H A Dintel_sdvo.c426 pos += snprintf(buffer + pos, max_t(int, BUF_LEN - pos, 0), args) in intel_sdvo_debug_write()
589 pos += snprintf(buffer + pos, max_t(int, BUF_LEN - pos, 0), args) in intel_sdvo_read_response()
H A Dintel_cdclk.c2268 max_t(int, min_voltage_level, in bxt_modeset_calc_cdclk()
H A Dintel_dp.c6806 vbt.t11_t12 = max_t(u16, vbt.t11_t12, 1300 * 10); in intel_dp_init_panel_power_sequencer()
/netbsd/sys/external/bsd/drm2/dist/drm/i915/gt/
H A Dintel_rps.c1101 return max_t(u32, val, 0xc0); in vlv_rps_min_freq()
H A Dintel_ggtt.c643 ggtt->pin_bias = max_t(u32, I915_GTT_PAGE_SIZE, in init_ggtt()
/netbsd/sys/external/bsd/drm2/dist/drm/radeon/
H A Dradeon_si_dpm.c1848 u32 t_max = dte_data->max_t; in si_update_dte_from_pl2()
2509 dte_tables->MaxT = cpu_to_be32(dte_data->max_t); in si_initialize_smc_dte_tables()

12