Home
last modified time | relevance | path

Searched refs:ARMMMUIdx (Results 1 – 25 of 74) sorted by relevance

123

/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/arm/
H A Dinternals.h551 static inline int arm_to_core_mmu_idx(ARMMMUIdx mmu_idx) in arm_to_core_mmu_idx()
565 static inline ARMMMUIdx core_to_aa64_mmu_idx(int mmu_idx) in core_to_aa64_mmu_idx()
571 int arm_mmu_idx_to_el(ARMMMUIdx mmu_idx);
577 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env,
584 ARMMMUIdx arm_v7m_mmu_idx_for_secstate_and_priv(CPUARMState *env,
626 static inline bool regime_has_2_ranges(ARMMMUIdx mmu_idx) in regime_has_2_ranges()
931 ARMMMUIdx arm_mmu_idx_el(CPUARMState *env, int el);
939 ARMMMUIdx arm_mmu_idx(CPUARMState *env);
948 static inline ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
953 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env);
[all …]
H A Dm_helper.c274 ARMMMUIdx mmu_idx) in v7m_stack_read()
371 ARMMMUIdx mmu_idx; in HELPER()
678 ARMMMUIdx mmu_idx; in arm_v7m_load_vector()
774 ARMMMUIdx mmu_idx; in v7m_push_callee_stack()
1195 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in v7m_push_stack()
1639 ARMMMUIdx mmu_idx; in do_v7m_exception_exit()
1934 ARMMMUIdx mmu_idx; in do_v7m_function_return()
2111 ARMMMUIdx mmu_idx; in v7m_handle_execute_nsc()
2785 ARMMMUIdx mmu_idx; in HELPER()
2866 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env, in arm_v7m_mmu_idx_all()
[all …]
H A Dhelper.c3569 ARMMMUIdx mmu_idx; in ats_write()
3664 ARMMMUIdx mmu_idx; in ats_write64()
4528 ARMMMUIdx mmu_idx; in vae1_tlbbits()
10562 static inline ARMMMUIdx stage_1_mmu_idx(ARMMMUIdx mmu_idx) in stage_1_mmu_idx()
12650 ARMMMUIdx s2_mmu_idx; in get_phys_addr()
12853 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in arm_cpu_get_phys_page_attrs_debug()
13234 int arm_mmu_idx_to_el(ARMMMUIdx mmu_idx) in arm_mmu_idx_to_el()
13274 ARMMMUIdx idx; in arm_mmu_idx_el()
13323 ARMMMUIdx arm_mmu_idx(CPUARMState *env) in arm_mmu_idx()
13329 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
[all …]
/dports/emulators/qemu60/qemu-6.0.0/target/arm/
H A Dinternals.h537 static inline int arm_to_core_mmu_idx(ARMMMUIdx mmu_idx) in arm_to_core_mmu_idx()
551 static inline ARMMMUIdx core_to_aa64_mmu_idx(int mmu_idx) in core_to_aa64_mmu_idx()
557 int arm_mmu_idx_to_el(ARMMMUIdx mmu_idx);
563 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env,
570 ARMMMUIdx arm_v7m_mmu_idx_for_secstate_and_priv(CPUARMState *env,
612 static inline bool regime_has_2_ranges(ARMMMUIdx mmu_idx) in regime_has_2_ranges()
917 ARMMMUIdx arm_mmu_idx_el(CPUARMState *env, int el);
925 ARMMMUIdx arm_mmu_idx(CPUARMState *env);
934 static inline ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
939 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env);
[all …]
H A Dm_helper.c274 ARMMMUIdx mmu_idx) in v7m_stack_read()
371 ARMMMUIdx mmu_idx; in HELPER()
670 ARMMMUIdx mmu_idx; in arm_v7m_load_vector()
766 ARMMMUIdx mmu_idx; in v7m_push_callee_stack()
1176 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in v7m_push_stack()
1606 ARMMMUIdx mmu_idx; in do_v7m_exception_exit()
1893 ARMMMUIdx mmu_idx; in do_v7m_function_return()
2070 ARMMMUIdx mmu_idx; in v7m_handle_execute_nsc()
2733 ARMMMUIdx mmu_idx; in HELPER()
2814 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env, in arm_v7m_mmu_idx_all()
[all …]
H A Dhelper.c3599 ARMMMUIdx mmu_idx; in ats_write()
3694 ARMMMUIdx mmu_idx; in ats_write64()
4555 ARMMMUIdx mmu_idx; in vae1_tlbbits()
10214 static inline ARMMMUIdx stage_1_mmu_idx(ARMMMUIdx mmu_idx) in stage_1_mmu_idx()
12302 ARMMMUIdx s2_mmu_idx; in get_phys_addr()
12505 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in arm_cpu_get_phys_page_attrs_debug()
12886 int arm_mmu_idx_to_el(ARMMMUIdx mmu_idx) in arm_mmu_idx_to_el()
12926 ARMMMUIdx idx; in arm_mmu_idx_el()
12975 ARMMMUIdx arm_mmu_idx(CPUARMState *env) in arm_mmu_idx()
12981 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
[all …]
/dports/emulators/qemu/qemu-6.2.0/target/arm/
H A Dinternals.h559 static inline int arm_to_core_mmu_idx(ARMMMUIdx mmu_idx) in arm_to_core_mmu_idx()
573 static inline ARMMMUIdx core_to_aa64_mmu_idx(int mmu_idx) in core_to_aa64_mmu_idx()
579 int arm_mmu_idx_to_el(ARMMMUIdx mmu_idx);
585 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env,
592 ARMMMUIdx arm_v7m_mmu_idx_for_secstate_and_priv(CPUARMState *env,
634 static inline bool regime_has_2_ranges(ARMMMUIdx mmu_idx) in regime_has_2_ranges()
939 ARMMMUIdx arm_mmu_idx_el(CPUARMState *env, int el);
947 ARMMMUIdx arm_mmu_idx(CPUARMState *env);
956 static inline ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
961 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env);
[all …]
H A Dm_helper.c274 ARMMMUIdx mmu_idx) in v7m_stack_read()
371 ARMMMUIdx mmu_idx; in HELPER()
678 ARMMMUIdx mmu_idx; in arm_v7m_load_vector()
774 ARMMMUIdx mmu_idx; in v7m_push_callee_stack()
1195 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in v7m_push_stack()
1639 ARMMMUIdx mmu_idx; in do_v7m_exception_exit()
1934 ARMMMUIdx mmu_idx; in do_v7m_function_return()
2111 ARMMMUIdx mmu_idx; in v7m_handle_execute_nsc()
2785 ARMMMUIdx mmu_idx; in HELPER()
2866 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env, in arm_v7m_mmu_idx_all()
[all …]
H A Dhelper.c3345 ARMMMUIdx mmu_idx; in ats_write()
3440 ARMMMUIdx mmu_idx; in ats_write64()
4304 ARMMMUIdx mmu_idx; in vae1_tlbbits()
10300 static inline ARMMMUIdx stage_1_mmu_idx(ARMMMUIdx mmu_idx) in stage_1_mmu_idx()
12388 ARMMMUIdx s2_mmu_idx; in get_phys_addr()
12591 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in arm_cpu_get_phys_page_attrs_debug()
12972 int arm_mmu_idx_to_el(ARMMMUIdx mmu_idx) in arm_mmu_idx_to_el()
13012 ARMMMUIdx idx; in arm_mmu_idx_el()
13061 ARMMMUIdx arm_mmu_idx(CPUARMState *env) in arm_mmu_idx()
13067 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
[all …]
/dports/emulators/qemu5/qemu-5.2.0/target/arm/
H A Dinternals.h773 static inline int arm_to_core_mmu_idx(ARMMMUIdx mmu_idx) in arm_to_core_mmu_idx()
787 static inline ARMMMUIdx core_to_aa64_mmu_idx(int mmu_idx) in core_to_aa64_mmu_idx()
793 int arm_mmu_idx_to_el(ARMMMUIdx mmu_idx);
799 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env,
848 static inline bool regime_has_2_ranges(ARMMMUIdx mmu_idx) in regime_has_2_ranges()
1122 ARMMMUIdx arm_mmu_idx_el(CPUARMState *env, int el);
1130 ARMMMUIdx arm_mmu_idx(CPUARMState *env);
1139 static inline ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
1144 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env);
1154 static inline bool arm_mmu_idx_is_stage1_of_2(ARMMMUIdx mmu_idx) in arm_mmu_idx_is_stage1_of_2()
[all …]
H A Dm_helper.c273 ARMMMUIdx mmu_idx) in v7m_stack_read()
370 ARMMMUIdx mmu_idx; in HELPER()
669 ARMMMUIdx mmu_idx; in arm_v7m_load_vector()
761 ARMMMUIdx mmu_idx; in v7m_push_callee_stack()
1163 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in v7m_push_stack()
1573 ARMMMUIdx mmu_idx; in do_v7m_exception_exit()
1860 ARMMMUIdx mmu_idx; in do_v7m_function_return()
1979 ARMMMUIdx mmu_idx; in v7m_handle_execute_nsc()
2610 ARMMMUIdx mmu_idx; in HELPER()
2691 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env, in arm_v7m_mmu_idx_all()
[all …]
H A Dhelper.c3566 ARMMMUIdx mmu_idx; in ats_write()
3659 ARMMMUIdx mmu_idx; in ats_write64()
4473 ARMMMUIdx mmu_idx; in vae1_tlbbits()
10043 static inline ARMMMUIdx stage_1_mmu_idx(ARMMMUIdx mmu_idx) in stage_1_mmu_idx()
12273 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in arm_cpu_get_phys_page_attrs_debug()
12654 int arm_mmu_idx_to_el(ARMMMUIdx mmu_idx) in arm_mmu_idx_to_el()
12733 ARMMMUIdx arm_mmu_idx(CPUARMState *env) in arm_mmu_idx()
12739 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
12827 ARMMMUIdx stage1 = stage_1_mmu_idx(mmu_idx); in rebuild_hflags_a64()
12946 ARMMMUIdx mmu_idx = arm_mmu_idx_el(env, el); in rebuild_hflags_internal()
[all …]
/dports/emulators/qemu-guest-agent/qemu-5.0.1/target/arm/
H A Dinternals.h772 static inline int arm_to_core_mmu_idx(ARMMMUIdx mmu_idx) in arm_to_core_mmu_idx()
786 static inline ARMMMUIdx core_to_aa64_mmu_idx(int mmu_idx) in core_to_aa64_mmu_idx()
792 int arm_mmu_idx_to_el(ARMMMUIdx mmu_idx);
798 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env,
847 static inline bool regime_has_2_ranges(ARMMMUIdx mmu_idx) in regime_has_2_ranges()
1081 ARMMMUIdx arm_mmu_idx_el(CPUARMState *env, int el);
1089 ARMMMUIdx arm_mmu_idx(CPUARMState *env);
1098 static inline ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
1103 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env);
1113 static inline bool arm_mmu_idx_is_stage1_of_2(ARMMMUIdx mmu_idx) in arm_mmu_idx_is_stage1_of_2()
[all …]
H A Dm_helper.c272 ARMMMUIdx mmu_idx) in v7m_stack_read()
368 ARMMMUIdx mmu_idx; in HELPER()
667 ARMMMUIdx mmu_idx; in arm_v7m_load_vector()
759 ARMMMUIdx mmu_idx; in v7m_push_callee_stack()
1161 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in v7m_push_stack()
1571 ARMMMUIdx mmu_idx; in do_v7m_exception_exit()
1858 ARMMMUIdx mmu_idx; in do_v7m_function_return()
1976 ARMMMUIdx mmu_idx; in v7m_handle_execute_nsc()
2607 ARMMMUIdx mmu_idx; in HELPER()
2688 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env, in arm_v7m_mmu_idx_all()
[all …]
H A Dhelper.c3610 ARMMMUIdx mmu_idx; in ats_write()
3693 ARMMMUIdx mmu_idx; in ats_write64()
9835 static inline ARMMMUIdx stage_1_mmu_idx(ARMMMUIdx mmu_idx) in stage_1_mmu_idx()
11969 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in arm_cpu_get_phys_page_attrs_debug()
12349 int arm_mmu_idx_to_el(ARMMMUIdx mmu_idx) in arm_mmu_idx_to_el()
12428 ARMMMUIdx arm_mmu_idx(CPUARMState *env) in arm_mmu_idx()
12434 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
12522 ARMMMUIdx stage1 = stage_1_mmu_idx(mmu_idx); in rebuild_hflags_a64()
12611 ARMMMUIdx mmu_idx = arm_mmu_idx_el(env, el); in rebuild_hflags_internal()
12635 ARMMMUIdx mmu_idx = arm_mmu_idx_el(env, el); in HELPER()
[all …]
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/target/arm/
H A Dinternals.h772 static inline int arm_to_core_mmu_idx(ARMMMUIdx mmu_idx) in arm_to_core_mmu_idx()
786 static inline ARMMMUIdx core_to_aa64_mmu_idx(int mmu_idx) in core_to_aa64_mmu_idx()
792 int arm_mmu_idx_to_el(ARMMMUIdx mmu_idx);
798 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env,
847 static inline bool regime_has_2_ranges(ARMMMUIdx mmu_idx) in regime_has_2_ranges()
1081 ARMMMUIdx arm_mmu_idx_el(CPUARMState *env, int el);
1089 ARMMMUIdx arm_mmu_idx(CPUARMState *env);
1098 static inline ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
1103 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env);
1113 static inline bool arm_mmu_idx_is_stage1_of_2(ARMMMUIdx mmu_idx) in arm_mmu_idx_is_stage1_of_2()
[all …]
H A Dm_helper.c272 ARMMMUIdx mmu_idx) in v7m_stack_read()
368 ARMMMUIdx mmu_idx; in HELPER()
667 ARMMMUIdx mmu_idx; in arm_v7m_load_vector()
759 ARMMMUIdx mmu_idx; in v7m_push_callee_stack()
1161 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in v7m_push_stack()
1571 ARMMMUIdx mmu_idx; in do_v7m_exception_exit()
1858 ARMMMUIdx mmu_idx; in do_v7m_function_return()
1976 ARMMMUIdx mmu_idx; in v7m_handle_execute_nsc()
2607 ARMMMUIdx mmu_idx; in HELPER()
2688 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env, in arm_v7m_mmu_idx_all()
[all …]
H A Dhelper.c3610 ARMMMUIdx mmu_idx; in ats_write()
3693 ARMMMUIdx mmu_idx; in ats_write64()
9831 static inline ARMMMUIdx stage_1_mmu_idx(ARMMMUIdx mmu_idx) in stage_1_mmu_idx()
11968 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in arm_cpu_get_phys_page_attrs_debug()
12348 int arm_mmu_idx_to_el(ARMMMUIdx mmu_idx) in arm_mmu_idx_to_el()
12427 ARMMMUIdx arm_mmu_idx(CPUARMState *env) in arm_mmu_idx()
12433 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
12521 ARMMMUIdx stage1 = stage_1_mmu_idx(mmu_idx); in rebuild_hflags_a64()
12610 ARMMMUIdx mmu_idx = arm_mmu_idx_el(env, el); in rebuild_hflags_internal()
12634 ARMMMUIdx mmu_idx = arm_mmu_idx_el(env, el); in HELPER()
[all …]
/dports/emulators/qemu-utils/qemu-4.2.1/target/arm/
H A Dinternals.h774 bool arm_s1_regime_using_lpae_format(CPUARMState *env, ARMMMUIdx mmu_idx);
808 static inline bool regime_is_secure(CPUARMState *env, ARMMMUIdx mmu_idx) in regime_is_secure()
959 ARMMMUIdx arm_mmu_idx_el(CPUARMState *env, int el);
967 ARMMMUIdx arm_mmu_idx(CPUARMState *env);
976 static inline ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
981 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env);
1000 ARMMMUIdx mmu_idx);
1002 ARMMMUIdx mmu_idx, bool data);
1033 MMUAccessType access_type, ARMMMUIdx mmu_idx,
1037 MMUAccessType access_type, ARMMMUIdx mmu_idx,
[all …]
H A Dm_helper.c272 ARMMMUIdx mmu_idx) in v7m_stack_read()
368 ARMMMUIdx mmu_idx; in HELPER()
667 ARMMMUIdx mmu_idx; in arm_v7m_load_vector()
758 ARMMMUIdx mmu_idx; in v7m_push_callee_stack()
1160 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in v7m_push_stack()
1570 ARMMMUIdx mmu_idx; in do_v7m_exception_exit()
1857 ARMMMUIdx mmu_idx; in do_v7m_function_return()
1975 ARMMMUIdx mmu_idx; in v7m_handle_execute_nsc()
2605 ARMMMUIdx mmu_idx; in HELPER()
2686 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env, in arm_v7m_mmu_idx_all()
[all …]
H A Dhelper.c3100 ARMMMUIdx mmu_idx; in ats_write()
3178 ARMMMUIdx mmu_idx; in ats_write64()
8664 static inline ARMMMUIdx stage_1_mmu_idx(ARMMMUIdx mmu_idx) in stage_1_mmu_idx()
10750 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in arm_cpu_get_phys_page_attrs_debug()
11147 ARMMMUIdx arm_mmu_idx(CPUARMState *env) in arm_mmu_idx()
11158 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
11243 ARMMMUIdx stage1 = stage_1_mmu_idx(mmu_idx); in rebuild_hflags_a64()
11312 ARMMMUIdx mmu_idx = arm_mmu_idx_el(env, el); in rebuild_hflags_internal()
11331 ARMMMUIdx mmu_idx = arm_mmu_idx_el(env, el); in HELPER()
11344 ARMMMUIdx mmu_idx = arm_mmu_idx_el(env, el); in HELPER()
[all …]
/dports/emulators/qemu42/qemu-4.2.1/target/arm/
H A Dinternals.h774 bool arm_s1_regime_using_lpae_format(CPUARMState *env, ARMMMUIdx mmu_idx);
808 static inline bool regime_is_secure(CPUARMState *env, ARMMMUIdx mmu_idx) in regime_is_secure()
959 ARMMMUIdx arm_mmu_idx_el(CPUARMState *env, int el);
967 ARMMMUIdx arm_mmu_idx(CPUARMState *env);
976 static inline ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
981 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env);
1000 ARMMMUIdx mmu_idx);
1002 ARMMMUIdx mmu_idx, bool data);
1033 MMUAccessType access_type, ARMMMUIdx mmu_idx,
1037 MMUAccessType access_type, ARMMMUIdx mmu_idx,
[all …]
H A Dm_helper.c272 ARMMMUIdx mmu_idx) in v7m_stack_read()
368 ARMMMUIdx mmu_idx; in HELPER()
667 ARMMMUIdx mmu_idx; in arm_v7m_load_vector()
758 ARMMMUIdx mmu_idx; in v7m_push_callee_stack()
1160 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in v7m_push_stack()
1570 ARMMMUIdx mmu_idx; in do_v7m_exception_exit()
1857 ARMMMUIdx mmu_idx; in do_v7m_function_return()
1975 ARMMMUIdx mmu_idx; in v7m_handle_execute_nsc()
2605 ARMMMUIdx mmu_idx; in HELPER()
2686 ARMMMUIdx arm_v7m_mmu_idx_all(CPUARMState *env, in arm_v7m_mmu_idx_all()
[all …]
H A Dhelper.c3100 ARMMMUIdx mmu_idx; in ats_write()
3178 ARMMMUIdx mmu_idx; in ats_write64()
8664 static inline ARMMMUIdx stage_1_mmu_idx(ARMMMUIdx mmu_idx) in stage_1_mmu_idx()
10750 ARMMMUIdx mmu_idx = arm_mmu_idx(env); in arm_cpu_get_phys_page_attrs_debug()
11147 ARMMMUIdx arm_mmu_idx(CPUARMState *env) in arm_mmu_idx()
11158 ARMMMUIdx arm_stage1_mmu_idx(CPUARMState *env) in arm_stage1_mmu_idx()
11243 ARMMMUIdx stage1 = stage_1_mmu_idx(mmu_idx); in rebuild_hflags_a64()
11312 ARMMMUIdx mmu_idx = arm_mmu_idx_el(env, el); in rebuild_hflags_internal()
11331 ARMMMUIdx mmu_idx = arm_mmu_idx_el(env, el); in HELPER()
11344 ARMMMUIdx mmu_idx = arm_mmu_idx_el(env, el); in HELPER()
[all …]
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/target/arm/
H A Dcpu.h2603 typedef enum ARMMMUIdx { enum
2624 } ARMMMUIdx; typedef
2649 static inline int arm_to_core_mmu_idx(ARMMMUIdx mmu_idx) in arm_to_core_mmu_idx()
2654 static inline ARMMMUIdx core_to_arm_mmu_idx(CPUARMState *env, int mmu_idx) in core_to_arm_mmu_idx()
2664 static inline int arm_mmu_idx_to_el(ARMMMUIdx mmu_idx) in arm_mmu_idx_to_el()
2683 ARMMMUIdx mmu_idx = ARM_MMU_IDX_M; in arm_v7m_mmu_idx_for_secstate_and_priv()
2701 static inline ARMMMUIdx arm_v7m_mmu_idx_for_secstate(CPUARMState *env, in arm_v7m_mmu_idx_for_secstate()
3045 uint32_t arm_regime_tbi0(CPUARMState *env, ARMMMUIdx mmu_idx);
3056 uint32_t arm_regime_tbi1(CPUARMState *env, ARMMMUIdx mmu_idx);
3059 static inline uint32_t arm_regime_tbi0(CPUARMState *env, ARMMMUIdx mmu_idx) in arm_regime_tbi0()
[all …]

123