Home
last modified time | relevance | path

Searched refs:BRW_RT_SIZEOF_RAY (Results 1 – 21 of 21) sorted by relevance

/dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/src/intel/compiler/
H A Dbrw_rt.h164 #define BRW_RT_SIZEOF_RAY 64 macro
180 (BRW_RT_SIZEOF_RAY + BRW_RT_SIZEOF_TRAV_STACK) * BRW_RT_MAX_BVH_LEVELS + \
185 (BRW_RT_SIZEOF_RAY + BRW_RT_SIZEOF_TRAV_STACK) * BRW_RT_MAX_BVH_LEVELS)
189 BRW_RT_SIZEOF_RAY * BRW_RT_MAX_BVH_LEVELS + \
H A Dbrw_nir_lower_ray_queries.c216 BRW_RT_SIZEOF_RAY); in fill_query()
H A Dbrw_nir_rt_builder.h269 bvh_level * BRW_RT_SIZEOF_RAY; in brw_nir_rt_mem_ray_addr()
/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/intel/compiler/
H A Dbrw_rt.h161 #define BRW_RT_SIZEOF_RAY 64 macro
177 (BRW_RT_SIZEOF_RAY + BRW_RT_SIZEOF_TRAV_STACK) * BRW_RT_MAX_BVH_LEVELS + \
182 BRW_RT_SIZEOF_RAY * BRW_RT_MAX_BVH_LEVELS + \
H A Dbrw_nir_rt_builder.h166 bvh_level * BRW_RT_SIZEOF_RAY; in brw_nir_rt_mem_ray_addr()
/dports/lang/clover/mesa-21.3.6/src/intel/compiler/
H A Dbrw_rt.h161 #define BRW_RT_SIZEOF_RAY 64 macro
177 (BRW_RT_SIZEOF_RAY + BRW_RT_SIZEOF_TRAV_STACK) * BRW_RT_MAX_BVH_LEVELS + \
182 BRW_RT_SIZEOF_RAY * BRW_RT_MAX_BVH_LEVELS + \
H A Dbrw_nir_rt_builder.h166 bvh_level * BRW_RT_SIZEOF_RAY; in brw_nir_rt_mem_ray_addr()
/dports/graphics/libosmesa/mesa-21.3.6/src/intel/compiler/
H A Dbrw_rt.h161 #define BRW_RT_SIZEOF_RAY 64 macro
177 (BRW_RT_SIZEOF_RAY + BRW_RT_SIZEOF_TRAV_STACK) * BRW_RT_MAX_BVH_LEVELS + \
182 BRW_RT_SIZEOF_RAY * BRW_RT_MAX_BVH_LEVELS + \
H A Dbrw_nir_rt_builder.h166 bvh_level * BRW_RT_SIZEOF_RAY; in brw_nir_rt_mem_ray_addr()
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/intel/compiler/
H A Dbrw_rt.h161 #define BRW_RT_SIZEOF_RAY 64 macro
177 (BRW_RT_SIZEOF_RAY + BRW_RT_SIZEOF_TRAV_STACK) * BRW_RT_MAX_BVH_LEVELS + \
182 BRW_RT_SIZEOF_RAY * BRW_RT_MAX_BVH_LEVELS + \
H A Dbrw_nir_rt_builder.h166 bvh_level * BRW_RT_SIZEOF_RAY; in brw_nir_rt_mem_ray_addr()
/dports/graphics/mesa-libs/mesa-21.3.6/src/intel/compiler/
H A Dbrw_rt.h161 #define BRW_RT_SIZEOF_RAY 64 macro
177 (BRW_RT_SIZEOF_RAY + BRW_RT_SIZEOF_TRAV_STACK) * BRW_RT_MAX_BVH_LEVELS + \
182 BRW_RT_SIZEOF_RAY * BRW_RT_MAX_BVH_LEVELS + \
H A Dbrw_nir_rt_builder.h166 bvh_level * BRW_RT_SIZEOF_RAY; in brw_nir_rt_mem_ray_addr()
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/intel/compiler/
H A Dbrw_rt.h161 #define BRW_RT_SIZEOF_RAY 64 macro
177 (BRW_RT_SIZEOF_RAY + BRW_RT_SIZEOF_TRAV_STACK) * BRW_RT_MAX_BVH_LEVELS + \
182 BRW_RT_SIZEOF_RAY * BRW_RT_MAX_BVH_LEVELS + \
H A Dbrw_nir_rt_builder.h166 bvh_level * BRW_RT_SIZEOF_RAY; in brw_nir_rt_mem_ray_addr()
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/intel/compiler/
H A Dbrw_rt.h161 #define BRW_RT_SIZEOF_RAY 64 macro
177 (BRW_RT_SIZEOF_RAY + BRW_RT_SIZEOF_TRAV_STACK) * BRW_RT_MAX_BVH_LEVELS + \
182 BRW_RT_SIZEOF_RAY * BRW_RT_MAX_BVH_LEVELS + \
H A Dbrw_nir_rt_builder.h166 bvh_level * BRW_RT_SIZEOF_RAY; in brw_nir_rt_mem_ray_addr()
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/intel/compiler/
H A Dbrw_rt.h161 #define BRW_RT_SIZEOF_RAY 64 macro
177 (BRW_RT_SIZEOF_RAY + BRW_RT_SIZEOF_TRAV_STACK) * BRW_RT_MAX_BVH_LEVELS + \
182 BRW_RT_SIZEOF_RAY * BRW_RT_MAX_BVH_LEVELS + \
H A Dbrw_nir_rt_builder.h166 bvh_level * BRW_RT_SIZEOF_RAY; in brw_nir_rt_mem_ray_addr()
/dports/graphics/mesa-dri/mesa-21.3.6/src/intel/compiler/
H A Dbrw_rt.h161 #define BRW_RT_SIZEOF_RAY 64 macro
177 (BRW_RT_SIZEOF_RAY + BRW_RT_SIZEOF_TRAV_STACK) * BRW_RT_MAX_BVH_LEVELS + \
182 BRW_RT_SIZEOF_RAY * BRW_RT_MAX_BVH_LEVELS + \
H A Dbrw_nir_rt_builder.h166 bvh_level * BRW_RT_SIZEOF_RAY; in brw_nir_rt_mem_ray_addr()