/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/binutils/opcodes/ |
H A D | cris-opc.c | 290 BRANCH_QUICK_OPCODE+CC_LT*0x1000, 291 0x0f00+(0xF-CC_LT)*0x1000, "o", 1, SIZE_NONE, 0, 710 0x0530+CC_LT*0x1000, 711 0x0AC0+(0xf-CC_LT)*0x1000, "r", 0, SIZE_NONE, 0,
|
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/binutils/opcodes/ |
H A D | cris-opc.c | 290 BRANCH_QUICK_OPCODE+CC_LT*0x1000, 291 0x0f00+(0xF-CC_LT)*0x1000, "o", 1, SIZE_NONE, 0, 710 0x0530+CC_LT*0x1000, 711 0x0AC0+(0xf-CC_LT)*0x1000, "r", 0, SIZE_NONE, 0,
|
/dports/emulators/ppsspp-qt5/ppsspp-1.12.3/Core/MIPS/ARM/ |
H A D | ArmCompBranch.cpp | 203 case CC_LT: immBranchNotTaken = imm < 0; break; in BranchRSZeroComp() 315 …case 1: BranchRSZeroComp(op, CC_LT, false, false); break; //if ((s32)R(rs) >= 0) DelayBranchTo(add… in Comp_RelBranchRI() 317 …case 3: BranchRSZeroComp(op, CC_LT, false, true); break; //if ((s32)R(rs) >= 0) DelayBranchTo(add… in Comp_RelBranchRI() 319 …case 17: BranchRSZeroComp(op, CC_LT, true, false); break; //R(MIPS_REG_RA) = PC + 8; if ((s32)R(r… in Comp_RelBranchRI() 321 …case 19: BranchRSZeroComp(op, CC_LT, true, true); break; //R(MIPS_REG_RA) = PC + 8; if ((s32)R(r… in Comp_RelBranchRI()
|
/dports/emulators/ppsspp/ppsspp-1.12.3/Core/MIPS/ARM/ |
H A D | ArmCompBranch.cpp | 203 case CC_LT: immBranchNotTaken = imm < 0; break; in BranchRSZeroComp() 315 …case 1: BranchRSZeroComp(op, CC_LT, false, false); break; //if ((s32)R(rs) >= 0) DelayBranchTo(add… in Comp_RelBranchRI() 317 …case 3: BranchRSZeroComp(op, CC_LT, false, true); break; //if ((s32)R(rs) >= 0) DelayBranchTo(add… in Comp_RelBranchRI() 319 …case 17: BranchRSZeroComp(op, CC_LT, true, false); break; //R(MIPS_REG_RA) = PC + 8; if ((s32)R(r… in Comp_RelBranchRI() 321 …case 19: BranchRSZeroComp(op, CC_LT, true, true); break; //R(MIPS_REG_RA) = PC + 8; if ((s32)R(r… in Comp_RelBranchRI()
|
/dports/emulators/libretro-ppsspp/ppsspp-1.12.3/Core/MIPS/ARM/ |
H A D | ArmCompBranch.cpp | 203 case CC_LT: immBranchNotTaken = imm < 0; break; in BranchRSZeroComp() 315 …case 1: BranchRSZeroComp(op, CC_LT, false, false); break; //if ((s32)R(rs) >= 0) DelayBranchTo(add… in Comp_RelBranchRI() 317 …case 3: BranchRSZeroComp(op, CC_LT, false, true); break; //if ((s32)R(rs) >= 0) DelayBranchTo(add… in Comp_RelBranchRI() 319 …case 17: BranchRSZeroComp(op, CC_LT, true, false); break; //R(MIPS_REG_RA) = PC + 8; if ((s32)R(r… in Comp_RelBranchRI() 321 …case 19: BranchRSZeroComp(op, CC_LT, true, true); break; //R(MIPS_REG_RA) = PC + 8; if ((s32)R(r… in Comp_RelBranchRI()
|
/dports/emulators/ppsspp-qt5/ppsspp-1.12.3/Core/MIPS/ARM64/ |
H A D | Arm64CompBranch.cpp | 221 case CC_LT: immBranchNotTaken = imm < 0; break; in BranchRSZeroComp() 333 …case 1: BranchRSZeroComp(op, CC_LT, false, false); break; //if ((s32)R(rs) >= 0) DelayBranchTo(add… in Comp_RelBranchRI() 335 …case 3: BranchRSZeroComp(op, CC_LT, false, true); break; //if ((s32)R(rs) >= 0) DelayBranchTo(add… in Comp_RelBranchRI() 337 …case 17: BranchRSZeroComp(op, CC_LT, true, false); break; //R(MIPS_REG_RA) = PC + 8; if ((s32)R(r… in Comp_RelBranchRI() 339 …case 19: BranchRSZeroComp(op, CC_LT, true, true); break; //R(MIPS_REG_RA) = PC + 8; if ((s32)R(r… in Comp_RelBranchRI()
|
/dports/emulators/ppsspp/ppsspp-1.12.3/Core/MIPS/ARM64/ |
H A D | Arm64CompBranch.cpp | 221 case CC_LT: immBranchNotTaken = imm < 0; break; in BranchRSZeroComp() 333 …case 1: BranchRSZeroComp(op, CC_LT, false, false); break; //if ((s32)R(rs) >= 0) DelayBranchTo(add… in Comp_RelBranchRI() 335 …case 3: BranchRSZeroComp(op, CC_LT, false, true); break; //if ((s32)R(rs) >= 0) DelayBranchTo(add… in Comp_RelBranchRI() 337 …case 17: BranchRSZeroComp(op, CC_LT, true, false); break; //R(MIPS_REG_RA) = PC + 8; if ((s32)R(r… in Comp_RelBranchRI() 339 …case 19: BranchRSZeroComp(op, CC_LT, true, true); break; //R(MIPS_REG_RA) = PC + 8; if ((s32)R(r… in Comp_RelBranchRI()
|
/dports/emulators/libretro-ppsspp/ppsspp-1.12.3/Core/MIPS/ARM64/ |
H A D | Arm64CompBranch.cpp | 221 case CC_LT: immBranchNotTaken = imm < 0; break; in BranchRSZeroComp() 333 …case 1: BranchRSZeroComp(op, CC_LT, false, false); break; //if ((s32)R(rs) >= 0) DelayBranchTo(add… in Comp_RelBranchRI() 335 …case 3: BranchRSZeroComp(op, CC_LT, false, true); break; //if ((s32)R(rs) >= 0) DelayBranchTo(add… in Comp_RelBranchRI() 337 …case 17: BranchRSZeroComp(op, CC_LT, true, false); break; //R(MIPS_REG_RA) = PC + 8; if ((s32)R(r… in Comp_RelBranchRI() 339 …case 19: BranchRSZeroComp(op, CC_LT, true, true); break; //R(MIPS_REG_RA) = PC + 8; if ((s32)R(r… in Comp_RelBranchRI()
|
/dports/lang/gnatdroid-binutils-x86/binutils-2.27/opcodes/ |
H A D | cris-opc.c | 413 BRANCH_QUICK_OPCODE+CC_LT*0x1000, 414 0x0f00+(0xF-CC_LT)*0x1000, "o", 1, SIZE_NONE, 0, 1013 0x0530+CC_LT*0x1000, 1014 0x0AC0+(0xf-CC_LT)*0x1000, "r", 0, SIZE_NONE, 0,
|
/dports/devel/gnulibiberty/binutils-2.37/opcodes/ |
H A D | cris-opc.c | 413 BRANCH_QUICK_OPCODE+CC_LT*0x1000, 414 0x0f00+(0xF-CC_LT)*0x1000, "o", 1, SIZE_NONE, 0, 1013 0x0530+CC_LT*0x1000, 1014 0x0AC0+(0xf-CC_LT)*0x1000, "r", 0, SIZE_NONE, 0,
|
/dports/devel/arm-elf-binutils/binutils-2.37/opcodes/ |
H A D | cris-opc.c | 413 BRANCH_QUICK_OPCODE+CC_LT*0x1000, 414 0x0f00+(0xF-CC_LT)*0x1000, "o", 1, SIZE_NONE, 0, 1013 0x0530+CC_LT*0x1000, 1014 0x0AC0+(0xf-CC_LT)*0x1000, "r", 0, SIZE_NONE, 0,
|
/dports/devel/avr-gdb/gdb-7.3.1/opcodes/ |
H A D | cris-opc.c | 413 BRANCH_QUICK_OPCODE+CC_LT*0x1000, 414 0x0f00+(0xF-CC_LT)*0x1000, "o", 1, SIZE_NONE, 0, 1013 0x0530+CC_LT*0x1000, 1014 0x0AC0+(0xf-CC_LT)*0x1000, "r", 0, SIZE_NONE, 0,
|
/dports/lang/gnatdroid-binutils/binutils-2.27/opcodes/ |
H A D | cris-opc.c | 413 BRANCH_QUICK_OPCODE+CC_LT*0x1000, 414 0x0f00+(0xF-CC_LT)*0x1000, "o", 1, SIZE_NONE, 0, 1013 0x0530+CC_LT*0x1000, 1014 0x0AC0+(0xf-CC_LT)*0x1000, "r", 0, SIZE_NONE, 0,
|
/dports/devel/gdb/gdb-11.1/opcodes/ |
H A D | cris-opc.c | 413 BRANCH_QUICK_OPCODE+CC_LT*0x1000, 414 0x0f00+(0xF-CC_LT)*0x1000, "o", 1, SIZE_NONE, 0, 1013 0x0530+CC_LT*0x1000, 1014 0x0AC0+(0xf-CC_LT)*0x1000, "r", 0, SIZE_NONE, 0,
|
/dports/devel/gdb761/gdb-7.6.1/opcodes/ |
H A D | cris-opc.c | 413 BRANCH_QUICK_OPCODE+CC_LT*0x1000, 414 0x0f00+(0xF-CC_LT)*0x1000, "o", 1, SIZE_NONE, 0, 1013 0x0530+CC_LT*0x1000, 1014 0x0AC0+(0xf-CC_LT)*0x1000, "r", 0, SIZE_NONE, 0,
|
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/opcodes/ |
H A D | cris-opc.c | 412 BRANCH_QUICK_OPCODE+CC_LT*0x1000, 413 0x0f00+(0xF-CC_LT)*0x1000, "o", 1, SIZE_NONE, 0, 1010 0x0530+CC_LT*0x1000, 1011 0x0AC0+(0xf-CC_LT)*0x1000, "r", 0, SIZE_NONE, 0,
|
/dports/devel/radare2/radare2-5.1.1/libr/asm/arch/cris/gnu/ |
H A D | cris-opc.c | 413 BRANCH_QUICK_OPCODE+CC_LT*0x1000, 414 0x0f00+(0xF-CC_LT)*0x1000, "o", 1, SIZE_NONE, 0, 1013 0x0530+CC_LT*0x1000, 1014 0x0AC0+(0xf-CC_LT)*0x1000, "r", 0, SIZE_NONE, 0,
|
/dports/devel/djgpp-binutils/binutils-2.17/opcodes/ |
H A D | cris-opc.c | 412 BRANCH_QUICK_OPCODE+CC_LT*0x1000, 413 0x0f00+(0xF-CC_LT)*0x1000, "o", 1, SIZE_NONE, 0, 1012 0x0530+CC_LT*0x1000, 1013 0x0AC0+(0xf-CC_LT)*0x1000, "r", 0, SIZE_NONE, 0,
|
/dports/devel/binutils/binutils-2.37/opcodes/ |
H A D | cris-opc.c | 413 BRANCH_QUICK_OPCODE+CC_LT*0x1000, 414 0x0f00+(0xF-CC_LT)*0x1000, "o", 1, SIZE_NONE, 0, 1013 0x0530+CC_LT*0x1000, 1014 0x0AC0+(0xf-CC_LT)*0x1000, "r", 0, SIZE_NONE, 0,
|
/dports/emulators/dolphin-emu/dolphin-3152428/Source/Core/Common/ |
H A D | ArmCommon.h | 20 CC_LT, // Signed less than enumerator
|
/dports/emulators/citra/citra-ac98458e0/externals/dynarmic/src/backend/A64/emitter/ |
H A D | arm_common.h | 20 CC_LT, // Signed less than enumerator
|
/dports/emulators/citra-qt5/citra-ac98458e0/externals/dynarmic/src/backend/A64/emitter/ |
H A D | arm_common.h | 20 CC_LT, // Signed less than enumerator
|
/dports/emulators/ppsspp-qt5/ppsspp-1.12.3/Common/ |
H A D | ArmCommon.h | 22 CC_LT, // Signed less than enumerator
|
/dports/emulators/ppsspp/ppsspp-1.12.3/Common/ |
H A D | ArmCommon.h | 22 CC_LT, // Signed less than enumerator
|
/dports/emulators/libretro-ppsspp/ppsspp-1.12.3/Common/ |
H A D | ArmCommon.h | 22 CC_LT, // Signed less than enumerator
|