Searched refs:DDRDEL (Results 1 – 6 of 6) sorted by relevance
| /dports/devel/trellis/prjtrellis-5eb0ad87/database/ECP5/tiledata/TMID_1/ |
| H A D | bits.db | 2 .mux DDRDEL
113 .fixed_conn DDRDEL_DLLDEL DDRDEL
|
| /dports/devel/trellis/prjtrellis-5eb0ad87/database/ECP5/tiledata/PICL0_DQS2/ |
| H A D | bits.db | 48 .config_enum DQS.DDRDEL DDRDEL
50 DDRDEL -
376 .fixed_conn DDRDEL G_ULDDRDEL
378 .fixed_conn DDRDEL_DQS DDRDEL
|
| /dports/devel/trellis/prjtrellis-5eb0ad87/database/ECP5/tiledata/PICR0_DQS2/ |
| H A D | bits.db | 48 .config_enum DQS.DDRDEL DDRDEL
50 DDRDEL -
376 .fixed_conn DDRDEL G_LRDDRDEL
378 .fixed_conn DDRDEL_DQS DDRDEL
|
| /dports/devel/trellis/prjtrellis-5eb0ad87/database/ECP5/tiledata/TMID_0/ |
| H A D | bits.db | 2 .mux DDRDEL
116 .fixed_conn DDRDEL_DLLDEL DDRDEL
|
| /dports/cad/yosys/yosys-yosys-0.12/techlibs/ecp5/ |
| H A D | cells_bb.v | 317 input DQSI, READ1, READ0, READCLKSEL2, READCLKSEL1, READCLKSEL0, DDRDEL, port
336 output LOCK, DDRDEL, DCNTL7, DCNTL6, DCNTL5, DCNTL4, DCNTL3, DCNTL2, DCNTL1, DCNTL0 port
344 input A, DDRDEL, LOADN, MOVE, DIRECTION, port
|
| /dports/devel/nextpnr/nextpnr-48cd407/ecp5/ |
| H A D | constids.inc | 1241 X(DDRDEL)
|