Home
last modified time | relevance | path

Searched refs:DMADA2 (Results 1 – 17 of 17) sorted by relevance

/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/powerpc/include/asm/
H A Dppc405.h45 #define DMADA2 (DMA_DCR_BASE + 0x12) /* DMA destination address reg 2 */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/powerpc/cpu/ppc4xx/
H A Dreginfo.c315 PRINT_DCR(DMADA2); in ppc4xx_reginfo()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/powerpc/cpu/ppc4xx/
H A Dreginfo.c315 PRINT_DCR(DMADA2); in ppc4xx_reginfo()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/powerpc/cpu/ppc4xx/
H A Dreginfo.c315 PRINT_DCR(DMADA2); in ppc4xx_reginfo()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/powerpc/cpu/ppc4xx/
H A Dreginfo.c315 PRINT_DCR(DMADA2); in ppc4xx_reginfo()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/arch/powerpc/cpu/ppc4xx/
H A Dreginfo.c315 PRINT_DCR(DMADA2); in ppc4xx_reginfo()
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/arch/powerpc/cpu/ppc4xx/
H A Dreginfo.c315 PRINT_DCR(DMADA2); in ppc4xx_reginfo()
/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/powerpc/cpu/ppc4xx/
H A Dreginfo.c302 PRINT_DCR(DMADA2); in ppc4xx_reginfo()
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/arch/powerpc/cpu/ppc4xx/
H A Dreginfo.c315 PRINT_DCR(DMADA2); in ppc4xx_reginfo()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/include/
H A Dppc405.h57 #define DMADA2 (DMA_DCR_BASE+0x12) /* DMA destination address register 2 */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/include/
H A Dppc405.h57 #define DMADA2 (DMA_DCR_BASE+0x12) /* DMA destination address register 2 */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/include/
H A Dppc405.h57 #define DMADA2 (DMA_DCR_BASE+0x12) /* DMA destination address register 2 */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/include/
H A Dppc405.h57 #define DMADA2 (DMA_DCR_BASE+0x12) /* DMA destination address register 2 */ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/include/
H A Dppc405.h57 #define DMADA2 (DMA_DCR_BASE+0x12) /* DMA destination address register 2 */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/include/
H A Dppc405.h57 #define DMADA2 (DMA_DCR_BASE+0x12) /* DMA destination address register 2 */ macro
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/include/
H A Dppc405.h57 #define DMADA2 (DMA_DCR_BASE+0x12) /* DMA destination address register 2 */ macro
/dports/devel/asl/asl-current/include/
H A Dstddef60.inc71 __defdcr DMADA2,0xd2