Home
last modified time | relevance | path

Searched refs:DRM_VIRTGPU_EXECBUFFER (Results 1 – 21 of 21) sorted by relevance

/dports/graphics/libdrm/libdrm-2.4.110/include/drm/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
147 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/www/qt5-webengine/qtwebengine-everywhere-src-5.15.2/src/3rdparty/chromium/third_party/libdrm/src/include/drm/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
147 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/libdrm/src/include/drm/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
147 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/graphics/mesa-dri-classic/mesa-20.2.3/include/drm-uapi/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
147 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/www/qt5-webengine/qtwebengine-everywhere-src-5.15.2/src/3rdparty/chromium/third_party/minigbm/src/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
153 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/minigbm/src/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
153 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/multimedia/libv4l/linux-5.13-rc2/include/uapi/drm/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
180 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/multimedia/v4l_compat/linux-5.13-rc2/include/uapi/drm/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
180 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/multimedia/v4l-utils/linux-5.13-rc2/include/uapi/drm/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
180 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/lang/clover/mesa-21.3.6/include/drm-uapi/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
203 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/lang/zig-devel/zig-0.9.0/lib/libc/include/any-linux-any/drm/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
203 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/lang/zig/zig-0.9.0/lib/libc/include/any-linux-any/drm/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
203 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/graphics/libosmesa-gallium/mesa-21.3.6/include/drm-uapi/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
203 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/graphics/libosmesa/mesa-21.3.6/include/drm-uapi/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
203 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/include/drm-uapi/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
203 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/graphics/mesa-libs/mesa-21.3.6/include/drm-uapi/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
203 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/include/drm-uapi/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
203 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/graphics/mesa-gallium-va/mesa-21.3.6/include/drm-uapi/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
203 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/include/drm-uapi/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
203 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/graphics/mesa-dri/mesa-21.3.6/include/drm-uapi/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
203 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\
/dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/include/drm-uapi/
H A Dvirtgpu_drm.h41 #define DRM_VIRTGPU_EXECBUFFER 0x02 macro
204 DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\