Home
last modified time | relevance | path

Searched refs:DSI_PHY_STATUS (Results 1 – 25 of 66) sorted by relevance

123

/dports/sysutils/u-boot-tools/u-boot-2020.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
702 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
707 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-nanopi-neo2/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-orangepi-r1/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-pandaboard/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-pine-h64/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-pcduino3/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()
/dports/sysutils/u-boot-pinebook/u-boot-2021.07/drivers/video/
H A Ddw_mipi_dsi.c191 #define DSI_PHY_STATUS 0xb0 macro
721 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, val, in dw_mipi_dsi_dphy_enable()
727 ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS, in dw_mipi_dsi_dphy_enable()

123