Home
last modified time | relevance | path

Searched refs:IVL_VT_NO_TYPE (Results 1 – 25 of 29) sorted by relevance

12

/dports/cad/iverilog/verilog-11.0/tgt-stub/
H A Dswitches.c81 nex_type_a = nexa? type_of_nexus(nexa) : IVL_VT_NO_TYPE; in show_switch()
85 nex_type_b = nexb? type_of_nexus(nexb) : IVL_VT_NO_TYPE; in show_switch()
89 if (nex_type_a == IVL_VT_NO_TYPE) { in show_switch()
93 if (nex_type_b == IVL_VT_NO_TYPE) { in show_switch()
H A Dtypes.c47 case IVL_VT_NO_TYPE: in show_net_type()
106 case IVL_VT_NO_TYPE: in show_type_of_signal()
H A Dstub.c146 return IVL_VT_NO_TYPE; in type_of_nexus()
154 case IVL_VT_NO_TYPE: in data_type_string()
1494 case IVL_VT_NO_TYPE: in show_signal()
/dports/cad/iverilog/verilog-11.0/
H A Dpform_struct_type.cc27 return IVL_VT_NO_TYPE; in figure_packed_base_type()
30 return IVL_VT_NO_TYPE; in figure_packed_base_type()
40 ivl_variable_type_t tmp_type = IVL_VT_NO_TYPE; in figure_packed_base_type()
54 return IVL_VT_NO_TYPE; in figure_packed_base_type()
H A DPWire.cc115 if (data_type_ != IVL_VT_NO_TYPE) { in set_data_type()
122 assert(data_type_ == IVL_VT_NO_TYPE); in set_data_type()
H A Dpform_types.cc38 return IVL_VT_NO_TYPE; in figure_packed_base_type()
H A Dnetmisc.h281 ivl_variable_type_t cast_type =IVL_VT_NO_TYPE,
288 ivl_variable_type_t cast_type =IVL_VT_NO_TYPE);
H A Dnettypes.cc51 return IVL_VT_NO_TYPE; in base_type()
H A Dnetstruct.cc128 return IVL_VT_NO_TYPE; in base_type()
H A DPScope.h101 … param_expr_t() : type(IVL_VT_NO_TYPE), msb(0), lsb(0), signed_flag(false), expr(0), range(0) { } in param_expr_t()
H A Dpform.cc843 if (cur && cur->get_data_type() != IVL_VT_NO_TYPE) in pform_get_make_wire_in_scope()
2131 if (dt != IVL_VT_NO_TYPE) in pform_set_net_range()
2538 ivl_variable_type_t data_type = IVL_VT_NO_TYPE; in pform_module_define_port()
2602 if (data_type == IVL_VT_NO_TYPE) in pform_module_define_port()
2682 if (cur && (cur->get_data_type() == IVL_VT_NO_TYPE || in pform_get_or_make_wire()
3032 ret = do_make_task_ports(loc, pt, IVL_VT_NO_TYPE, vtype, names); in pform_make_task_ports()
3274 parm->type = IVL_VT_NO_TYPE; in pform_set_specparam()
3307 param_type = IVL_VT_NO_TYPE; in pform_set_param_from_type()
3386 cur = new PWire(name, NetNet::IMPLICIT, NetNet::PIMPLICIT, IVL_VT_NO_TYPE); in pform_set_port_type()
3438 IVL_VT_NO_TYPE, SR_PORT, attr); in pform_set_port_type()
[all …]
H A Dvpi_modules.cc171 ret_type.type = IVL_VT_NO_TYPE; in vpi_register_systf()
H A Dexpr_synth.cc738 ivl_variable_type_t data_type = IVL_VT_NO_TYPE; in synthesize()
750 case IVL_VT_NO_TYPE: in synthesize()
768 ivl_assert(*this, data_type != IVL_VT_NO_TYPE); in synthesize()
1263 } else if (tsig->data_type() == IVL_VT_NO_TYPE) { in synthesize()
H A Dnet_design.cc586 if (cur->second.type != IVL_VT_NO_TYPE) { in evaluate_parameter_logic_()
770 case IVL_VT_NO_TYPE: in evaluate_parameter_()
H A Dnet_expr.cc472 : NetExpr(rtype), name_(0), type_(IVL_VT_NO_TYPE), enum_type_(0), parms_(np), is_overridden_(false) in NetESFunc()
H A Dparse.y1172 if (use_vtype == IVL_VT_NO_TYPE) {
1573 : K_reg { $$ = IVL_VT_NO_TYPE; } /* Usually a synonym for logic. */
2182 if (use_vtype == IVL_VT_NO_TYPE) {
2427 IVL_VT_NO_TYPE,
5531 | { $$ = IVL_VT_NO_TYPE; }
5557 if (($1 == IVL_VT_NO_TYPE) && ($3 != 0))
6007 NetNet::NOT_A_PORT, IVL_VT_NO_TYPE, 0);
6020 NetNet::NOT_A_PORT, IVL_VT_NO_TYPE, 0);
6034 NetNet::NOT_A_PORT, IVL_VT_NO_TYPE, 0);
6060 NetNet::NOT_A_PORT, IVL_VT_NO_TYPE, 0);
H A DPExpr.cc35 expr_type_ = IVL_VT_NO_TYPE; in PExpr()
H A Dnetmisc.cc927 if ((cast_type != IVL_VT_NO_TYPE) && (cast_type != tmp->expr_type())) { in do_elab_and_eval()
1015 if ((cast_type != IVL_VT_NO_TYPE) && (cast_type != tmp->expr_type())) { in elab_and_eval()
H A Divl_target.h457 IVL_VT_NO_TYPE = 1, /* Place holder for missing/unknown type. */ enumerator
H A Delab_sig.cc1290 if (use_data_type == IVL_VT_NO_TYPE) { in elaborate_sig()
H A Delab_expr.cc127 case IVL_VT_NO_TYPE: in elaborate_rval_expr()
3702 expr_type_ = IVL_VT_NO_TYPE; in test_width()
6248 expr_type_ = IVL_VT_NO_TYPE; in test_width()
6331 ivl_assert(*expr_, expr_type_ != IVL_VT_NO_TYPE); in elaborate_expr()
H A Ddesign_dump.cc96 case IVL_VT_NO_TYPE: in operator <<()
/dports/cad/iverilog/verilog-11.0/tgt-vvp/
H A Ddraw_net_input.c58 ivl_variable_type_t out = IVL_VT_NO_TYPE; in signal_data_type_of_nexus()
67 if (out == IVL_VT_NO_TYPE && vtype == IVL_VT_BOOL) { in signal_data_type_of_nexus()
H A Dvvp_scope.c179 return IVL_VT_NO_TYPE; in data_type_of_nexus()
/dports/cad/iverilog/verilog-11.0/tgt-vlog95/
H A Dlogic_lpm.c2471 case IVL_VT_NO_TYPE: fprintf(stderr, " <no type>"); break; in dump_nexus_information()

12