Home
last modified time | relevance | path

Searched refs:NewOp0 (Results 1 – 25 of 29) sorted by relevance

12

/dports/devel/vc-intrinsics/vc-intrinsics-753ad50/GenXIntrinsics/lib/GenXIntrinsics/
H A DGenXSingleElementVectorUtil.cpp646 auto *NewOp0 = Op0; in visitShuffleVectorInst() local
649 NewOp0 = getTwoElementVectorFromOneElement(Op0, &OldInst); in visitShuffleVectorInst()
660 NewOp0, NewOp1, in visitShuffleVectorInst()
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp697 SDValue NewOp0 = in LowerOperation() local
699 SDValue FPConv = DAG.getNode(RISCVISD::FMV_H_X, DL, MVT::f16, NewOp0); in LowerOperation()
705 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
707 DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
1618 SDValue NewOp0 = DAG.getNode(ExtOpc, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
1620 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
1767 SDValue NewOp0 = in ReplaceNodeResults() local
1770 DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, N->getOperand(1)); in ReplaceNodeResults()
1780 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, in ReplaceNodeResults() local
1783 SDValue GREVIW = DAG.getNode(RISCVISD::GREVIW, DL, MVT::i64, NewOp0, in ReplaceNodeResults()
[all …]
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp697 SDValue NewOp0 = in LowerOperation() local
699 SDValue FPConv = DAG.getNode(RISCVISD::FMV_H_X, DL, MVT::f16, NewOp0); in LowerOperation()
705 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
707 DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
1618 SDValue NewOp0 = DAG.getNode(ExtOpc, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
1620 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
1767 SDValue NewOp0 = in ReplaceNodeResults() local
1770 DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, N->getOperand(1)); in ReplaceNodeResults()
1780 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, in ReplaceNodeResults() local
1783 SDValue GREVIW = DAG.getNode(RISCVISD::GREVIW, DL, MVT::i64, NewOp0, in ReplaceNodeResults()
[all …]
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp417 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
418 SDValue FPConv = DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
853 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
855 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
864 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOpWithSExt() local
866 SDValue NewWOp = DAG.getNode(N->getOpcode(), DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOpWithSExt()
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp468 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
469 SDValue FPConv = DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
920 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
922 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
931 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOpWithSExt() local
933 SDValue NewWOp = DAG.getNode(N->getOpcode(), DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOpWithSExt()
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp425 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
426 SDValue FPConv = DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
861 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
863 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
872 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOpWithSExt() local
874 SDValue NewWOp = DAG.getNode(N->getOpcode(), DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOpWithSExt()
/dports/devel/llvm10/llvm-10.0.1.src/lib/Target/RISCV/
H A DRISCVISelLowering.cpp425 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
426 SDValue FPConv = DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
861 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
863 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
872 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOpWithSExt() local
874 SDValue NewWOp = DAG.getNode(N->getOpcode(), DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOpWithSExt()
/dports/devel/llvm11/llvm-11.0.1.src/lib/Target/RISCV/
H A DRISCVISelLowering.cpp459 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
460 SDValue FPConv = DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
911 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
913 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
922 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOpWithSExt() local
924 SDValue NewWOp = DAG.getNode(N->getOpcode(), DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOpWithSExt()
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp2404 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, XLenVT, Op0); in LowerOperation() local
2410 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
2412 DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
5419 SDValue NewOp0 = DAG.getNode(ExtOpc, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
5421 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
5562 SDValue NewOp0 = in ReplaceNodeResults() local
5586 SDValue NewOp0 = in ReplaceNodeResults() local
5591 SDValue Res = DAG.getNode(Opc, DL, MVT::i64, NewOp0); in ReplaceNodeResults()
5701 SDValue NewOp0 = in ReplaceNodeResults() local
5716 SDValue NewOp0 = in ReplaceNodeResults() local
[all …]
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp2152 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, XLenVT, Op0); in LowerOperation() local
2158 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
2160 DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
4851 SDValue NewOp0 = DAG.getNode(ExtOpc, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
4853 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
5002 SDValue NewOp0 = in ReplaceNodeResults() local
5007 SDValue Res = DAG.getNode(Opc, DL, MVT::i64, NewOp0); in ReplaceNodeResults()
5117 SDValue NewOp0 = in ReplaceNodeResults() local
5121 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in ReplaceNodeResults()
5132 SDValue NewOp0 = in ReplaceNodeResults() local
[all …]
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/RISCV/
H A DRISCVISelLowering.cpp2152 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, XLenVT, Op0); in LowerOperation() local
2158 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
2160 DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
4851 SDValue NewOp0 = DAG.getNode(ExtOpc, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
4853 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
5002 SDValue NewOp0 = in ReplaceNodeResults() local
5007 SDValue Res = DAG.getNode(Opc, DL, MVT::i64, NewOp0); in ReplaceNodeResults()
5117 SDValue NewOp0 = in ReplaceNodeResults() local
5121 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in ReplaceNodeResults()
5132 SDValue NewOp0 = in ReplaceNodeResults() local
[all …]
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp2152 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, XLenVT, Op0); in LowerOperation() local
2158 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
2160 DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
4851 SDValue NewOp0 = DAG.getNode(ExtOpc, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
4853 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
5002 SDValue NewOp0 = in ReplaceNodeResults() local
5007 SDValue Res = DAG.getNode(Opc, DL, MVT::i64, NewOp0); in ReplaceNodeResults()
5117 SDValue NewOp0 = in ReplaceNodeResults() local
5121 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in ReplaceNodeResults()
5132 SDValue NewOp0 = in ReplaceNodeResults() local
[all …]
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp2152 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, XLenVT, Op0); in LowerOperation() local
2158 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
2160 DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
4851 SDValue NewOp0 = DAG.getNode(ExtOpc, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
4853 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
5002 SDValue NewOp0 = in ReplaceNodeResults() local
5007 SDValue Res = DAG.getNode(Opc, DL, MVT::i64, NewOp0); in ReplaceNodeResults()
5117 SDValue NewOp0 = in ReplaceNodeResults() local
5121 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in ReplaceNodeResults()
5132 SDValue NewOp0 = in ReplaceNodeResults() local
[all …]
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp2152 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, XLenVT, Op0); in LowerOperation() local
2158 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
2160 DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
4851 SDValue NewOp0 = DAG.getNode(ExtOpc, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
4853 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
5002 SDValue NewOp0 = in ReplaceNodeResults() local
5007 SDValue Res = DAG.getNode(Opc, DL, MVT::i64, NewOp0); in ReplaceNodeResults()
5117 SDValue NewOp0 = in ReplaceNodeResults() local
5121 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in ReplaceNodeResults()
5132 SDValue NewOp0 = in ReplaceNodeResults() local
[all …]
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp491 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
492 SDValue FPConv = DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
1028 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
1030 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
1039 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOpWithSExt() local
1041 SDValue NewWOp = DAG.getNode(N->getOpcode(), DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOpWithSExt()
/dports/devel/llvm90/llvm-9.0.1.src/lib/Target/RISCV/
H A DRISCVISelLowering.cpp391 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in LowerOperation() local
392 SDValue FPConv = DAG.getNode(RISCVISD::FMV_W_X_RV64, DL, MVT::f32, NewOp0); in LowerOperation()
830 SDValue NewOp0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, N->getOperand(0)); in customLegalizeToWOp() local
832 SDValue NewRes = DAG.getNode(WOpcode, DL, MVT::i64, NewOp0, NewOp1); in customLegalizeToWOp()
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp2388 SDValue NewOp0 = SimplifyMultipleUseDemandedVectorElts(Op0, DemandedElts, in SimplifyDemandedVectorElts() local
2392 if (NewOp0 || NewOp1) { in SimplifyDemandedVectorElts()
2394 Opcode, SDLoc(Op), VT, NewOp0 ? NewOp0 : Op0, NewOp1 ? NewOp1 : Op1); in SimplifyDemandedVectorElts()
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp2378 SDValue NewOp0 = SimplifyMultipleUseDemandedVectorElts(Op0, DemandedElts, in SimplifyDemandedVectorElts() local
2382 if (NewOp0 || NewOp1) { in SimplifyDemandedVectorElts()
2384 Opcode, SDLoc(Op), VT, NewOp0 ? NewOp0 : Op0, NewOp1 ? NewOp1 : Op1); in SimplifyDemandedVectorElts()
/dports/devel/llvm11/llvm-11.0.1.src/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp2352 SDValue NewOp0 = SimplifyMultipleUseDemandedVectorElts(Op0, DemandedElts, in SimplifyDemandedVectorElts() local
2356 if (NewOp0 || NewOp1) { in SimplifyDemandedVectorElts()
2358 Opcode, SDLoc(Op), VT, NewOp0 ? NewOp0 : Op0, NewOp1 ? NewOp1 : Op1); in SimplifyDemandedVectorElts()
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp2402 SDValue NewOp0 = SimplifyMultipleUseDemandedVectorElts(Op0, DemandedElts, in SimplifyDemandedVectorElts() local
2406 if (NewOp0 || NewOp1) { in SimplifyDemandedVectorElts()
2408 Opcode, SDLoc(Op), VT, NewOp0 ? NewOp0 : Op0, NewOp1 ? NewOp1 : Op1); in SimplifyDemandedVectorElts()
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp2402 SDValue NewOp0 = SimplifyMultipleUseDemandedVectorElts(Op0, DemandedElts, in SimplifyDemandedVectorElts() local
2406 if (NewOp0 || NewOp1) { in SimplifyDemandedVectorElts()
2408 Opcode, SDLoc(Op), VT, NewOp0 ? NewOp0 : Op0, NewOp1 ? NewOp1 : Op1); in SimplifyDemandedVectorElts()
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp2409 SDValue NewOp0 = SimplifyMultipleUseDemandedVectorElts(Op0, DemandedElts, in SimplifyDemandedVectorElts() local
2413 if (NewOp0 || NewOp1) { in SimplifyDemandedVectorElts()
2415 Opcode, SDLoc(Op), VT, NewOp0 ? NewOp0 : Op0, NewOp1 ? NewOp1 : Op1); in SimplifyDemandedVectorElts()
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp2409 SDValue NewOp0 = SimplifyMultipleUseDemandedVectorElts(Op0, DemandedElts, in SimplifyDemandedVectorElts() local
2413 if (NewOp0 || NewOp1) { in SimplifyDemandedVectorElts()
2415 Opcode, SDLoc(Op), VT, NewOp0 ? NewOp0 : Op0, NewOp1 ? NewOp1 : Op1); in SimplifyDemandedVectorElts()
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp2409 SDValue NewOp0 = SimplifyMultipleUseDemandedVectorElts(Op0, DemandedElts, in SimplifyDemandedVectorElts() local
2413 if (NewOp0 || NewOp1) { in SimplifyDemandedVectorElts()
2415 Opcode, SDLoc(Op), VT, NewOp0 ? NewOp0 : Op0, NewOp1 ? NewOp1 : Op1); in SimplifyDemandedVectorElts()
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp2416 SDValue NewOp0 = SimplifyMultipleUseDemandedVectorElts(Op0, DemandedElts, in SimplifyDemandedVectorElts() local
2420 if (NewOp0 || NewOp1) { in SimplifyDemandedVectorElts()
2422 Opcode, SDLoc(Op), VT, NewOp0 ? NewOp0 : Op0, NewOp1 ? NewOp1 : Op1); in SimplifyDemandedVectorElts()

12