Home
last modified time | relevance | path

Searched refs:WB_DAC_NSYNC (Results 1 – 4 of 4) sorted by relevance

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/
H A Dmb_timing.xdc44 set PORT_LIST [get_ports {WB_DAC_DIN WB_DAC_NCLR WB_DAC_NSYNC WB_DAC_NLDAC}]
H A Dmb_pins.xdc206 set_property PACKAGE_PIN N29 [get_ports {WB_DAC_NSYNC}]
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/dboards/mg/
H A Dn3xx.v92 output WB_DAC_NSYNC, port
1773 .wr_dac_cs_n (WB_DAC_NSYNC),
1828 assign WB_DAC_NSYNC = 1'b1;
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/dboards/rh/
H A Dn3xx.v92 output WB_DAC_NSYNC, port
1764 .wr_dac_cs_n (WB_DAC_NSYNC),
1819 assign WB_DAC_NSYNC = 1'b1;