Home
last modified time | relevance | path

Searched refs:gen_div (Results 1 – 25 of 67) sorted by relevance

123

/dports/emulators/qemu-utils/qemu-4.2.1/target/riscv/insn_trans/
H A Dtrans_rvm.inc.c69 return gen_arith(ctx, a, &gen_div); in trans_div()
100 return gen_arith_div_w(ctx, a, &gen_div); in trans_divw()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/target/riscv/insn_trans/
H A Dtrans_rvm.inc.c69 return gen_arith(ctx, a, &gen_div); in trans_div()
100 return gen_arith_div_w(ctx, a, &gen_div); in trans_divw()
/dports/emulators/qemu42/qemu-4.2.1/target/riscv/insn_trans/
H A Dtrans_rvm.inc.c69 return gen_arith(ctx, a, &gen_div); in trans_div()
100 return gen_arith_div_w(ctx, a, &gen_div); in trans_divw()
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/target/riscv/insn_trans/
H A Dtrans_rvm.inc.c69 return gen_arith(ctx, a, &gen_div); in trans_div()
100 return gen_arith_div_w(ctx, a, &gen_div); in trans_divw()
/dports/emulators/qemu5/qemu-5.2.0/target/riscv/insn_trans/
H A Dtrans_rvm.c.inc69 return gen_arith(ctx, a, &gen_div);
100 return gen_arith_div_w(ctx, a, &gen_div);
/dports/emulators/qemu60/qemu-6.0.0/target/riscv/insn_trans/
H A Dtrans_rvm.c.inc69 return gen_arith(ctx, a, &gen_div);
100 return gen_arith_div_w(ctx, a, &gen_div);
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/riscv/insn_trans/
H A Dtrans_rvm.c.inc77 static void gen_div(TCGv ret, TCGv source1, TCGv source2)
113 return gen_arith(ctx, a, EXT_SIGN, gen_div);
226 return gen_arith(ctx, a, EXT_SIGN, gen_div);
/dports/emulators/qemu/qemu-6.2.0/target/riscv/insn_trans/
H A Dtrans_rvm.c.inc97 static void gen_div(TCGv ret, TCGv source1, TCGv source2)
133 return gen_arith(ctx, a, EXT_SIGN, gen_div);
246 return gen_arith(ctx, a, EXT_SIGN, gen_div);
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/target/openrisc/
H A Dtranslate.c268 static void gen_div(DisasContext *dc, TCGv dest, TCGv srca, TCGv srcb) in gen_div() function
580 gen_div(dc, cpu_R[a->d], cpu_R[a->a], cpu_R[a->b]); in trans_l_div()
/dports/emulators/qemu60/qemu-6.0.0/target/riscv/
H A Dtranslate.c235 static void gen_div(TCGv ret, TCGv source1, TCGv source2) in gen_div() function
/dports/emulators/qemu-utils/qemu-4.2.1/target/riscv/
H A Dtranslate.c210 static void gen_div(TCGv ret, TCGv source1, TCGv source2) in gen_div() function
/dports/emulators/qemu-guest-agent/qemu-5.0.1/target/riscv/
H A Dtranslate.c211 static void gen_div(TCGv ret, TCGv source1, TCGv source2) in gen_div() function
/dports/emulators/qemu42/qemu-4.2.1/target/riscv/
H A Dtranslate.c210 static void gen_div(TCGv ret, TCGv source1, TCGv source2) in gen_div() function
/dports/emulators/qemu5/qemu-5.2.0/target/riscv/
H A Dtranslate.c248 static void gen_div(TCGv ret, TCGv source1, TCGv source2) in gen_div() function
/dports/emulators/qemu-utils/qemu-4.2.1/target/openrisc/
H A Dtranslate.c273 static void gen_div(DisasContext *dc, TCGv dest, TCGv srca, TCGv srcb) in gen_div() function
585 gen_div(dc, cpu_R(dc, a->d), cpu_R(dc, a->a), cpu_R(dc, a->b)); in trans_l_div()
/dports/emulators/qemu5/qemu-5.2.0/target/openrisc/
H A Dtranslate.c273 static void gen_div(DisasContext *dc, TCGv dest, TCGv srca, TCGv srcb) in gen_div() function
585 gen_div(dc, cpu_R(dc, a->d), cpu_R(dc, a->a), cpu_R(dc, a->b)); in trans_l_div()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/target/openrisc/
H A Dtranslate.c273 static void gen_div(DisasContext *dc, TCGv dest, TCGv srca, TCGv srcb) in gen_div() function
585 gen_div(dc, cpu_R(dc, a->d), cpu_R(dc, a->a), cpu_R(dc, a->b)); in trans_l_div()
/dports/emulators/qemu42/qemu-4.2.1/target/openrisc/
H A Dtranslate.c273 static void gen_div(DisasContext *dc, TCGv dest, TCGv srca, TCGv srcb) in gen_div() function
585 gen_div(dc, cpu_R(dc, a->d), cpu_R(dc, a->a), cpu_R(dc, a->b)); in trans_l_div()
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/target/openrisc/
H A Dtranslate.c273 static void gen_div(DisasContext *dc, TCGv dest, TCGv srca, TCGv srcb) in gen_div() function
585 gen_div(dc, cpu_R(dc, a->d), cpu_R(dc, a->a), cpu_R(dc, a->b)); in trans_l_div()
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/openrisc/
H A Dtranslate.c272 static void gen_div(DisasContext *dc, TCGv dest, TCGv srca, TCGv srcb) in gen_div() function
580 gen_div(dc, cpu_R(dc, a->d), cpu_R(dc, a->a), cpu_R(dc, a->b)); in trans_l_div()
/dports/emulators/qemu/qemu-6.2.0/target/openrisc/
H A Dtranslate.c272 static void gen_div(DisasContext *dc, TCGv dest, TCGv srca, TCGv srcb) in gen_div() function
580 gen_div(dc, cpu_R(dc, a->d), cpu_R(dc, a->a), cpu_R(dc, a->b)); in trans_l_div()
/dports/emulators/qemu60/qemu-6.0.0/target/openrisc/
H A Dtranslate.c273 static void gen_div(DisasContext *dc, TCGv dest, TCGv srca, TCGv srcb) in gen_div() function
585 gen_div(dc, cpu_R(dc, a->d), cpu_R(dc, a->a), cpu_R(dc, a->b)); in trans_l_div()
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/target/riscv/
H A Dtranslate.c330 static void gen_div(TCGv ret, TCGv source1, TCGv source2) in gen_div() function
/dports/lang/zig-devel/zig-0.9.0/src/stage1/
H A Dcodegen.cpp2899 static LLVMValueRef gen_div(CodeGen *g, bool want_runtime_safety, bool want_fast_math, in gen_div() function
3297 return gen_div(g, want_runtime_safety, ir_want_fast_math(g, &bin_op_instruction->base), in ir_render_bin_op()
3300 return gen_div(g, want_runtime_safety, ir_want_fast_math(g, &bin_op_instruction->base), in ir_render_bin_op()
3303 return gen_div(g, want_runtime_safety, ir_want_fast_math(g, &bin_op_instruction->base), in ir_render_bin_op()
3306 return gen_div(g, want_runtime_safety, ir_want_fast_math(g, &bin_op_instruction->base), in ir_render_bin_op()
/dports/lang/zig/zig-0.9.0/src/stage1/
H A Dcodegen.cpp2899 static LLVMValueRef gen_div(CodeGen *g, bool want_runtime_safety, bool want_fast_math, in gen_div() function
3297 return gen_div(g, want_runtime_safety, ir_want_fast_math(g, &bin_op_instruction->base), in ir_render_bin_op()
3300 return gen_div(g, want_runtime_safety, ir_want_fast_math(g, &bin_op_instruction->base), in ir_render_bin_op()
3303 return gen_div(g, want_runtime_safety, ir_want_fast_math(g, &bin_op_instruction->base), in ir_render_bin_op()
3306 return gen_div(g, want_runtime_safety, ir_want_fast_math(g, &bin_op_instruction->base), in ir_render_bin_op()

123