/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 33 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 99 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 103 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 33 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 99 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 103 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/devel/llvm10/llvm-10.0.1.src/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 33 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 99 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 103 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 34 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 100 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 104 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 34 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 100 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 104 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 33 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 99 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 103 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/devel/llvm11/llvm-11.0.1.src/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 33 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 99 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 103 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 33 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 99 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 103 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 34 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 100 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 104 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 34 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 100 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 104 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 34 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 100 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 104 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 33 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 99 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 103 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 33 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 99 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 103 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 34 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { 100 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && 104 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) {
|
/dports/devel/llvm90/llvm-9.0.1.src/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 32 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 98 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 102 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/devel/llvm80/llvm-8.0.1.src/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 33 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 99 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 103 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/devel/llvm70/llvm-7.0.1.src/lib/CodeGen/GlobalISel/ |
H A D | RegisterBank.cpp | 33 for (unsigned RCId = 0, End = TRI.getNumRegClasses(); RCId != End; ++RCId) { in verify() 99 assert(ContainedRegClasses.size() == TRI->getNumRegClasses() && in print() 103 for (unsigned RCId = 0, End = TRI->getNumRegClasses(); RCId != End; ++RCId) { in print()
|
/dports/devel/llvm10/llvm-10.0.1.src/include/llvm/CodeGen/ |
H A D | TargetRegisterInfo.h | 654 return RCInfos[getNumRegClasses() * HwMode + RC.getID()]; in getRegClassInfo() 665 unsigned getNumRegClasses() const { in getNumRegClasses() function 672 assert(i < getNumRegClasses() && "Register Class ID out of range"); in getRegClass() 1012 : RCMaskWords((TRI->getNumRegClasses() + 31) / 32), 1111 : NumRegClasses(TRI.getNumRegClasses()), Mask(Mask), CurrentChunk(*Mask) { in BitMaskClassIterator()
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
H A D | TargetRegisterInfo.h | 654 return RCInfos[getNumRegClasses() * HwMode + RC.getID()]; in getRegClassInfo() 665 unsigned getNumRegClasses() const { in getNumRegClasses() function 672 assert(i < getNumRegClasses() && "Register Class ID out of range"); in getRegClass() 1012 : RCMaskWords((TRI->getNumRegClasses() + 31) / 32), 1111 : NumRegClasses(TRI.getNumRegClasses()), Mask(Mask), CurrentChunk(*Mask) { in BitMaskClassIterator()
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | TargetRegisterInfo.h | 654 return RCInfos[getNumRegClasses() * HwMode + RC.getID()]; in getRegClassInfo() 665 unsigned getNumRegClasses() const { in getNumRegClasses() function 672 assert(i < getNumRegClasses() && "Register Class ID out of range"); in getRegClass() 1012 : RCMaskWords((TRI->getNumRegClasses() + 31) / 32), 1111 : NumRegClasses(TRI.getNumRegClasses()), Mask(Mask), CurrentChunk(*Mask) { in BitMaskClassIterator()
|
/dports/devel/llvm90/llvm-9.0.1.src/include/llvm/CodeGen/ |
H A D | TargetRegisterInfo.h | 683 return RCInfos[getNumRegClasses() * HwMode + RC.getID()]; in getRegClassInfo() 694 unsigned getNumRegClasses() const { in getNumRegClasses() function 701 assert(i < getNumRegClasses() && "Register Class ID out of range"); in getRegClass() 1038 : RCMaskWords((TRI->getNumRegClasses() + 31) / 32), 1137 : NumRegClasses(TRI.getNumRegClasses()), Mask(Mask), CurrentChunk(*Mask) { in BitMaskClassIterator()
|
/dports/devel/llvm80/llvm-8.0.1.src/include/llvm/CodeGen/ |
H A D | TargetRegisterInfo.h | 679 return RCInfos[getNumRegClasses() * HwMode + RC.getID()]; in getRegClassInfo() 690 unsigned getNumRegClasses() const { in getNumRegClasses() function 697 assert(i < getNumRegClasses() && "Register Class ID out of range"); in getRegClass() 1034 : RCMaskWords((TRI->getNumRegClasses() + 31) / 32), 1133 : NumRegClasses(TRI.getNumRegClasses()), Mask(Mask), CurrentChunk(*Mask) { in BitMaskClassIterator()
|
/dports/devel/llvm70/llvm-7.0.1.src/include/llvm/CodeGen/ |
H A D | TargetRegisterInfo.h | 672 return RCInfos[getNumRegClasses() * HwMode + RC.getID()]; in getRegClassInfo() 683 unsigned getNumRegClasses() const { in getNumRegClasses() function 690 assert(i < getNumRegClasses() && "Register Class ID out of range"); in getRegClass() 1034 : RCMaskWords((TRI->getNumRegClasses() + 31) / 32), 1133 : NumRegClasses(TRI.getNumRegClasses()), Mask(Mask), CurrentChunk(*Mask) { in BitMaskClassIterator()
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/include/llvm/CodeGen/ |
H A D | TargetRegisterInfo.h | 673 return RCInfos[getNumRegClasses() * HwMode + RC.getID()]; in getRegClassInfo() 684 unsigned getNumRegClasses() const { in getNumRegClasses() function 691 assert(i < getNumRegClasses() && "Register Class ID out of range"); in getRegClass() 1066 : RCMaskWords((TRI->getNumRegClasses() + 31) / 32), 1165 : NumRegClasses(TRI.getNumRegClasses()), Mask(Mask), CurrentChunk(*Mask) { in BitMaskClassIterator()
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/include/llvm/CodeGen/ |
H A D | TargetRegisterInfo.h | 667 return RCInfos[getNumRegClasses() * HwMode + RC.getID()]; in getRegClassInfo() 678 unsigned getNumRegClasses() const { in getNumRegClasses() function 685 assert(i < getNumRegClasses() && "Register Class ID out of range"); in getRegClass() 1030 : RCMaskWords((TRI->getNumRegClasses() + 31) / 32), 1129 : NumRegClasses(TRI.getNumRegClasses()), Mask(Mask), CurrentChunk(*Mask) { in BitMaskClassIterator()
|