/dports/devel/llvm90/llvm-9.0.1.src/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 2644 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 2700 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 2703 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/llvm80/llvm-8.0.1.src/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 2611 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 2667 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 2670 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/llvm70/llvm-7.0.1.src/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 2522 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 2578 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 2581 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/llvm10/llvm-10.0.1.src/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 2842 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 2898 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 2901 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 2842 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 2898 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 2901 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 2842 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 2898 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 2901 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 3036 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 3095 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 3098 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/llvm11/llvm-11.0.1.src/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 3040 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 3099 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 3102 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/llvm80/llvm-8.0.1.src/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 7354 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { 7390 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { 7393 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) {
|
/dports/devel/llvm70/llvm-7.0.1.src/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 7458 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { 7494 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { 7497 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) {
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 3325 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 3391 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 3394 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/llvm90/llvm-9.0.1.src/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 7744 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 7780 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 7783 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/llvm10/llvm-10.0.1.src/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 8558 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 8594 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 8597 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 3423 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 3489 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 3492 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 8558 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 8594 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 8597 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 8558 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 8594 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 8597 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 3423 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 3489 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 3492 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 8860 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 8896 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 8899 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 8862 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 8898 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 8901 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 3670 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 3780 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 3783 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 3670 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 3780 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 3783 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 8865 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 8901 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 8904 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/llvm11/llvm-11.0.1.src/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 8862 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 8898 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 8901 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 3670 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 3780 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 3783 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 3744 static bool isAddSubZExt(SDNode *N, SelectionDAG &DAG) { in isAddSubZExt() function 3854 } else if (isN1ZExt && isAddSubZExt(N0, DAG)) { in LowerMUL() 3857 } else if (isN0ZExt && isAddSubZExt(N1, DAG)) { in LowerMUL()
|