Home
last modified time | relevance | path

Searched refs:parent_irq (Results 1 – 25 of 294) sorted by relevance

12345678910>>...12

/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/arm/mach-s3c/
H A Dirq-s3c24xx.c46 unsigned long parent_irq; member
94 parent_data = &parent_intc->irqs[irq_data->parent_irq]; in s3c_irq_mask()
102 irq_data->parent_irq); in s3c_irq_mask()
122 irq_data->parent_irq); in s3c_irq_unmask()
470 if (irq_data->parent_irq > 31) { in s3c24xx_irq_map()
472 irq_data->parent_irq); in s3c24xx_irq_map()
482 irq_data->parent_irq); in s3c24xx_irq_map()
485 irq_data->parent_irq); in s3c24xx_irq_map()
681 { .type = S3C_IRQTYPE_EDGE, .parent_irq = 31 }, /* TC */
777 { .type = S3C_IRQTYPE_EDGE, .parent_irq = 31 }, /* TC */
[all …]
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/arm/mach-s3c/
H A Dirq-s3c24xx.c46 unsigned long parent_irq; member
94 parent_data = &parent_intc->irqs[irq_data->parent_irq]; in s3c_irq_mask()
102 irq_data->parent_irq); in s3c_irq_mask()
122 irq_data->parent_irq); in s3c_irq_unmask()
470 if (irq_data->parent_irq > 31) { in s3c24xx_irq_map()
472 irq_data->parent_irq); in s3c24xx_irq_map()
482 irq_data->parent_irq); in s3c24xx_irq_map()
485 irq_data->parent_irq); in s3c24xx_irq_map()
681 { .type = S3C_IRQTYPE_EDGE, .parent_irq = 31 }, /* TC */
777 { .type = S3C_IRQTYPE_EDGE, .parent_irq = 31 }, /* TC */
[all …]
/dports/multimedia/libv4l/linux-5.13-rc2/arch/arm/mach-s3c/
H A Dirq-s3c24xx.c46 unsigned long parent_irq; member
94 parent_data = &parent_intc->irqs[irq_data->parent_irq]; in s3c_irq_mask()
102 irq_data->parent_irq); in s3c_irq_mask()
122 irq_data->parent_irq); in s3c_irq_unmask()
470 if (irq_data->parent_irq > 31) { in s3c24xx_irq_map()
472 irq_data->parent_irq); in s3c24xx_irq_map()
482 irq_data->parent_irq); in s3c24xx_irq_map()
485 irq_data->parent_irq); in s3c24xx_irq_map()
681 { .type = S3C_IRQTYPE_EDGE, .parent_irq = 31 }, /* TC */
777 { .type = S3C_IRQTYPE_EDGE, .parent_irq = 31 }, /* TC */
[all …]
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/irqchip/
H A Dirq-versatile-fpga.c150 int parent_irq, u32 valid, struct device_node *node) in fpga_irq_init() argument
167 if (parent_irq != -1) { in fpga_irq_init()
168 irq_set_chained_handler_and_data(parent_irq, fpga_irq_handle, in fpga_irq_init()
186 if (parent_irq != -1) in fpga_irq_init()
187 pr_cont(", parent IRQ: %d\n", parent_irq); in fpga_irq_init()
201 int parent_irq; in fpga_irq_of_init() local
219 parent_irq = irq_of_parse_and_map(node, 0); in fpga_irq_of_init()
220 if (!parent_irq) { in fpga_irq_of_init()
222 parent_irq = -1; in fpga_irq_of_init()
225 fpga_irq_init(base, node->name, 0, parent_irq, valid_mask, node); in fpga_irq_of_init()
H A Dirq-al-fic.c41 unsigned int parent_irq; member
177 irq_set_chained_handler_and_data(fic->parent_irq, in al_fic_register()
203 unsigned int parent_irq) in al_fic_wire_init() argument
214 fic->parent_irq = parent_irq; in al_fic_wire_init()
232 fic->name, parent_irq); in al_fic_wire_init()
246 unsigned int parent_irq; in al_fic_init_dt() local
261 parent_irq = irq_of_parse_and_map(node, 0); in al_fic_init_dt()
262 if (!parent_irq) { in al_fic_init_dt()
271 parent_irq); in al_fic_init_dt()
283 irq_dispose_mapping(parent_irq); in al_fic_init_dt()
H A Dirq-aspeed-i2c-ic.c23 int parent_irq; member
81 i2c_ic->parent_irq = irq_of_parse_and_map(node, 0); in aspeed_i2c_ic_of_init()
82 if (i2c_ic->parent_irq < 0) { in aspeed_i2c_ic_of_init()
83 ret = i2c_ic->parent_irq; in aspeed_i2c_ic_of_init()
97 irq_set_chained_handler_and_data(i2c_ic->parent_irq, in aspeed_i2c_ic_of_init()
100 pr_info("i2c controller registered, irq %d\n", i2c_ic->parent_irq); in aspeed_i2c_ic_of_init()
H A Dirq-mvebu-pic.c30 u32 parent_irq; member
112 enable_percpu_irq(pic->parent_irq, IRQ_TYPE_NONE); in mvebu_pic_enable_percpu_irq()
119 disable_percpu_irq(pic->parent_irq); in mvebu_pic_disable_percpu_irq()
144 pic->parent_irq = irq_of_parse_and_map(node, 0); in mvebu_pic_probe()
145 if (pic->parent_irq <= 0) { in mvebu_pic_probe()
157 irq_set_chained_handler(pic->parent_irq, mvebu_pic_handle_cascade_irq); in mvebu_pic_probe()
158 irq_set_handler_data(pic->parent_irq, pic); in mvebu_pic_probe()
H A Dirq-ingenic.c68 int parent_irq, err = 0; in ingenic_intc_of_init() local
77 parent_irq = irq_of_parse_and_map(node, 0); in ingenic_intc_of_init()
78 if (!parent_irq) { in ingenic_intc_of_init()
83 err = irq_set_handler_data(parent_irq, intc); in ingenic_intc_of_init()
128 if (request_irq(parent_irq, intc_cascade, IRQF_NO_SUSPEND, in ingenic_intc_of_init()
138 irq_dispose_mapping(parent_irq); in ingenic_intc_of_init()
H A Dirq-goldfish-pic.c62 unsigned int parent_irq; in goldfish_pic_of_init() local
71 parent_irq = irq_of_parse_and_map(of_node, 0); in goldfish_pic_of_init()
72 if (!parent_irq) { in goldfish_pic_of_init()
115 irq_set_chained_handler_and_data(parent_irq, in goldfish_pic_of_init()
127 irq_dispose_mapping(parent_irq); in goldfish_pic_of_init()
H A Dirq-idt3243x.c54 unsigned int parent_irq; in idt_pic_init() local
63 parent_irq = irq_of_parse_and_map(of_node, 0); in idt_pic_init()
64 if (!parent_irq) { in idt_pic_init()
106 irq_set_chained_handler_and_data(parent_irq, in idt_pic_init()
116 irq_dispose_mapping(parent_irq); in idt_pic_init()
H A Dirq-vic.c268 static void __init vic_register(void __iomem *base, unsigned int parent_irq, in vic_register() argument
288 if (parent_irq) { in vic_register()
289 irq_set_chained_handler_and_data(parent_irq, in vic_register()
434 static void __init __vic_init(void __iomem *base, int parent_irq, int irq_start, in __vic_init() argument
471 vic_register(base, parent_irq, irq_start, vic_sources, resume_sources, node); in __vic_init()
494 int parent_irq; in vic_of_init() local
502 parent_irq = of_irq_get(node, 0); in vic_of_init()
503 if (parent_irq < 0) in vic_of_init()
504 parent_irq = 0; in vic_of_init()
509 __vic_init(regs, parent_irq, 0, interrupt_mask, wakeup_mask, node); in vic_of_init()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/irqchip/
H A Dirq-versatile-fpga.c150 int parent_irq, u32 valid, struct device_node *node) in fpga_irq_init() argument
167 if (parent_irq != -1) { in fpga_irq_init()
168 irq_set_chained_handler_and_data(parent_irq, fpga_irq_handle, in fpga_irq_init()
186 if (parent_irq != -1) in fpga_irq_init()
187 pr_cont(", parent IRQ: %d\n", parent_irq); in fpga_irq_init()
201 int parent_irq; in fpga_irq_of_init() local
219 parent_irq = irq_of_parse_and_map(node, 0); in fpga_irq_of_init()
220 if (!parent_irq) { in fpga_irq_of_init()
222 parent_irq = -1; in fpga_irq_of_init()
225 fpga_irq_init(base, node->name, 0, parent_irq, valid_mask, node); in fpga_irq_of_init()
H A Dirq-al-fic.c41 unsigned int parent_irq; member
177 irq_set_chained_handler_and_data(fic->parent_irq, in al_fic_register()
203 unsigned int parent_irq) in al_fic_wire_init() argument
214 fic->parent_irq = parent_irq; in al_fic_wire_init()
232 fic->name, parent_irq); in al_fic_wire_init()
246 unsigned int parent_irq; in al_fic_init_dt() local
261 parent_irq = irq_of_parse_and_map(node, 0); in al_fic_init_dt()
262 if (!parent_irq) { in al_fic_init_dt()
271 parent_irq); in al_fic_init_dt()
283 irq_dispose_mapping(parent_irq); in al_fic_init_dt()
H A Dirq-aspeed-i2c-ic.c23 int parent_irq; member
81 i2c_ic->parent_irq = irq_of_parse_and_map(node, 0); in aspeed_i2c_ic_of_init()
82 if (i2c_ic->parent_irq < 0) { in aspeed_i2c_ic_of_init()
83 ret = i2c_ic->parent_irq; in aspeed_i2c_ic_of_init()
97 irq_set_chained_handler_and_data(i2c_ic->parent_irq, in aspeed_i2c_ic_of_init()
100 pr_info("i2c controller registered, irq %d\n", i2c_ic->parent_irq); in aspeed_i2c_ic_of_init()
H A Dirq-mvebu-pic.c30 u32 parent_irq; member
112 enable_percpu_irq(pic->parent_irq, IRQ_TYPE_NONE); in mvebu_pic_enable_percpu_irq()
119 disable_percpu_irq(pic->parent_irq); in mvebu_pic_disable_percpu_irq()
144 pic->parent_irq = irq_of_parse_and_map(node, 0); in mvebu_pic_probe()
145 if (pic->parent_irq <= 0) { in mvebu_pic_probe()
157 irq_set_chained_handler(pic->parent_irq, mvebu_pic_handle_cascade_irq); in mvebu_pic_probe()
158 irq_set_handler_data(pic->parent_irq, pic); in mvebu_pic_probe()
H A Dirq-ingenic.c68 int parent_irq, err = 0; in ingenic_intc_of_init() local
77 parent_irq = irq_of_parse_and_map(node, 0); in ingenic_intc_of_init()
78 if (!parent_irq) { in ingenic_intc_of_init()
83 err = irq_set_handler_data(parent_irq, intc); in ingenic_intc_of_init()
128 if (request_irq(parent_irq, intc_cascade, IRQF_NO_SUSPEND, in ingenic_intc_of_init()
138 irq_dispose_mapping(parent_irq); in ingenic_intc_of_init()
H A Dirq-idt3243x.c54 unsigned int parent_irq; in idt_pic_init() local
63 parent_irq = irq_of_parse_and_map(of_node, 0); in idt_pic_init()
64 if (!parent_irq) { in idt_pic_init()
106 irq_set_chained_handler_and_data(parent_irq, in idt_pic_init()
116 irq_dispose_mapping(parent_irq); in idt_pic_init()
H A Dirq-goldfish-pic.c62 unsigned int parent_irq; in goldfish_pic_of_init() local
71 parent_irq = irq_of_parse_and_map(of_node, 0); in goldfish_pic_of_init()
72 if (!parent_irq) { in goldfish_pic_of_init()
115 irq_set_chained_handler_and_data(parent_irq, in goldfish_pic_of_init()
127 irq_dispose_mapping(parent_irq); in goldfish_pic_of_init()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/irqchip/
H A Dirq-versatile-fpga.c150 int parent_irq, u32 valid, struct device_node *node) in fpga_irq_init() argument
167 if (parent_irq != -1) { in fpga_irq_init()
168 irq_set_chained_handler_and_data(parent_irq, fpga_irq_handle, in fpga_irq_init()
186 if (parent_irq != -1) in fpga_irq_init()
187 pr_cont(", parent IRQ: %d\n", parent_irq); in fpga_irq_init()
201 int parent_irq; in fpga_irq_of_init() local
219 parent_irq = irq_of_parse_and_map(node, 0); in fpga_irq_of_init()
220 if (!parent_irq) { in fpga_irq_of_init()
222 parent_irq = -1; in fpga_irq_of_init()
225 fpga_irq_init(base, node->name, 0, parent_irq, valid_mask, node); in fpga_irq_of_init()
H A Dirq-al-fic.c41 unsigned int parent_irq; member
177 irq_set_chained_handler_and_data(fic->parent_irq, in al_fic_register()
203 unsigned int parent_irq) in al_fic_wire_init() argument
214 fic->parent_irq = parent_irq; in al_fic_wire_init()
232 fic->name, parent_irq); in al_fic_wire_init()
246 unsigned int parent_irq; in al_fic_init_dt() local
261 parent_irq = irq_of_parse_and_map(node, 0); in al_fic_init_dt()
262 if (!parent_irq) { in al_fic_init_dt()
271 parent_irq); in al_fic_init_dt()
283 irq_dispose_mapping(parent_irq); in al_fic_init_dt()
H A Dirq-aspeed-i2c-ic.c23 int parent_irq; member
81 i2c_ic->parent_irq = irq_of_parse_and_map(node, 0); in aspeed_i2c_ic_of_init()
82 if (i2c_ic->parent_irq < 0) { in aspeed_i2c_ic_of_init()
83 ret = i2c_ic->parent_irq; in aspeed_i2c_ic_of_init()
97 irq_set_chained_handler_and_data(i2c_ic->parent_irq, in aspeed_i2c_ic_of_init()
100 pr_info("i2c controller registered, irq %d\n", i2c_ic->parent_irq); in aspeed_i2c_ic_of_init()
H A Dirq-mvebu-pic.c30 u32 parent_irq; member
112 enable_percpu_irq(pic->parent_irq, IRQ_TYPE_NONE); in mvebu_pic_enable_percpu_irq()
119 disable_percpu_irq(pic->parent_irq); in mvebu_pic_disable_percpu_irq()
144 pic->parent_irq = irq_of_parse_and_map(node, 0); in mvebu_pic_probe()
145 if (pic->parent_irq <= 0) { in mvebu_pic_probe()
157 irq_set_chained_handler(pic->parent_irq, mvebu_pic_handle_cascade_irq); in mvebu_pic_probe()
158 irq_set_handler_data(pic->parent_irq, pic); in mvebu_pic_probe()
H A Dirq-ingenic.c68 int parent_irq, err = 0; in ingenic_intc_of_init() local
77 parent_irq = irq_of_parse_and_map(node, 0); in ingenic_intc_of_init()
78 if (!parent_irq) { in ingenic_intc_of_init()
83 err = irq_set_handler_data(parent_irq, intc); in ingenic_intc_of_init()
128 if (request_irq(parent_irq, intc_cascade, IRQF_NO_SUSPEND, in ingenic_intc_of_init()
138 irq_dispose_mapping(parent_irq); in ingenic_intc_of_init()
H A Dirq-goldfish-pic.c62 unsigned int parent_irq; in goldfish_pic_of_init() local
71 parent_irq = irq_of_parse_and_map(of_node, 0); in goldfish_pic_of_init()
72 if (!parent_irq) { in goldfish_pic_of_init()
115 irq_set_chained_handler_and_data(parent_irq, in goldfish_pic_of_init()
127 irq_dispose_mapping(parent_irq); in goldfish_pic_of_init()
H A Dirq-idt3243x.c54 unsigned int parent_irq; in idt_pic_init() local
63 parent_irq = irq_of_parse_and_map(of_node, 0); in idt_pic_init()
64 if (!parent_irq) { in idt_pic_init()
106 irq_set_chained_handler_and_data(parent_irq, in idt_pic_init()
116 irq_dispose_mapping(parent_irq); in idt_pic_init()

12345678910>>...12