Searched refs:AFMT_INFOFRAME_CONTROL0 (Results 1 – 9 of 9) sorted by relevance
/dragonfly/sys/dev/drm/amd/display/dc/dce/ |
H A D | dce_stream_encoder.h | 59 SRI(AFMT_INFOFRAME_CONTROL0, DIG, id), \ 144 SE_SF(AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, mask_sh),\ 644 uint32_t AFMT_INFOFRAME_CONTROL0; member
|
H A D | dce_stream_encoder.c | 642 REG_UPDATE(AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1); in dce110_stream_encoder_hdmi_set_stream_attribute() 1433 REG_UPDATE(AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1); in dce110_se_setup_dp_audio()
|
/dragonfly/sys/dev/drm/amd/display/dc/dcn10/ |
H A D | dcn10_stream_encoder.h | 45 SRI(AFMT_INFOFRAME_CONTROL0, DIG, id), \ 111 uint32_t AFMT_INFOFRAME_CONTROL0; member
|
H A D | dcn10_stream_encoder.c | 575 REG_UPDATE(AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1); in enc1_stream_encoder_hdmi_set_stream_attribute() 1292 REG_UPDATE(AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1); in enc1_se_setup_dp_audio()
|
/dragonfly/sys/dev/drm/radeon/ |
H A D | evergreen_hdmi.c | 381 WREG32(AFMT_INFOFRAME_CONTROL0 + offset, in dce4_set_audio_packet()
|
H A D | rv770d.h | 862 #define AFMT_INFOFRAME_CONTROL0 0x760c macro
|
H A D | evergreend.h | 721 #define AFMT_INFOFRAME_CONTROL0 0x7134 macro
|
/dragonfly/sys/dev/drm/amd/amdgpu/ |
H A D | dce_v10_0.c | 1623 tmp = REG_SET_FIELD(tmp, AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1); in dce_v10_0_afmt_setmode()
|
H A D | dce_v11_0.c | 1665 tmp = REG_SET_FIELD(tmp, AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1); in dce_v11_0_afmt_setmode()
|