Home
last modified time | relevance | path

Searched refs:AR_TIME_OUT (Results 1 – 17 of 17) sorted by relevance

/dragonfly/sys/dev/netif/ath/ath_hal/ar5210/
H A Dar5210_misc.c482 OS_REG_RMW_FIELD(ah, AR_TIME_OUT, in ar5210SetAckTimeout()
492 u_int clks = MS(OS_REG_READ(ah, AR_TIME_OUT), AR_TIME_OUT_ACK); in ar5210GetAckTimeout()
529 OS_REG_RMW_FIELD(ah, AR_TIME_OUT, in ar5210SetCTSTimeout()
539 u_int clks = MS(OS_REG_READ(ah, AR_TIME_OUT), AR_TIME_OUT_CTS); in ar5210GetCTSTimeout()
H A Dar5210_xmit.c182 OS_REG_WRITE(ah, AR_TIME_OUT, INIT_ACK_CTS_TIMEOUT_TURBO); in ar5210ResetTxQueue()
199 OS_REG_WRITE(ah, AR_TIME_OUT, INIT_ACK_CTS_TIMEOUT); in ar5210ResetTxQueue()
H A Dar5210reg.h73 #define AR_TIME_OUT 0x8014 /* Timeout to wait for ACK and CTS */ macro
/dragonfly/sys/dev/netif/ath/ath_hal/ar5211/
H A Dar5211_misc.c484 OS_REG_RMW_FIELD(ah, AR_TIME_OUT, in ar5211SetAckTimeout()
494 u_int clks = MS(OS_REG_READ(ah, AR_TIME_OUT), AR_TIME_OUT_ACK); in ar5211GetAckTimeout()
531 OS_REG_RMW_FIELD(ah, AR_TIME_OUT, in ar5211SetCTSTimeout()
541 u_int clks = MS(OS_REG_READ(ah, AR_TIME_OUT), AR_TIME_OUT_CTS); in ar5211GetCTSTimeout()
H A Dar5211reg.h243 #define AR_TIME_OUT 0x8014 /* ACK & CTS time-out */ macro
/dragonfly/sys/dev/netif/ath/ath_hal/ar5212/
H A Dar5212_misc.c509 OS_REG_RMW_FIELD(ah, AR_TIME_OUT, in ar5212SetAckTimeout()
519 u_int clks = MS(OS_REG_READ(ah, AR_TIME_OUT), AR_TIME_OUT_ACK); in ar5212GetAckTimeout()
556 OS_REG_RMW_FIELD(ah, AR_TIME_OUT, in ar5212SetCTSTimeout()
566 u_int clks = MS(OS_REG_READ(ah, AR_TIME_OUT), AR_TIME_OUT_CTS); in ar5212GetCTSTimeout()
630 OS_REG_WRITE(ah, AR_TIME_OUT, in ar5212SetCoverageClass()
H A Dar5212reg.h258 #define AR_TIME_OUT 0x8014 /* MAC ACK & CTS time-out */ macro
/dragonfly/tools/tools/ath/common/
H A Ddumpregs_5210.c77 DEFBASIC(AR_TIME_OUT, "TIME_OUT"),
H A Ddumpregs_5211.c241 DEFBASIC(AR_TIME_OUT, "TIME_OUT"),
H A Ddumpregs_5212.c279 DEFBASIC(AR_TIME_OUT, "TIME_OUT"),
H A Ddumpregs_5416.c313 DEFBASIC(AR_TIME_OUT, "TIME_OUT"),
/dragonfly/sys/contrib/dev/ath/ath_hal/ar9300/
H A Dar9300_tx99_tgt.c512 OS_REG_WRITE(ah, AR_TIME_OUT, 0x00000400); //200 ok for HT20, 400 ok for HT40 in ar9300_tx99_tgt_start()
H A Dar9300_freebsd.c96 u_int clks = MS(OS_REG_READ(ah, AR_TIME_OUT), AR_TIME_OUT_CTS); in ar9300_freebsd_get_cts_timeout()
H A Dar9300_xmit_ds.c502 OS_REG_WRITE(ah, AR_TIME_OUT, 2); in ar9300__cont_tx_mode()
H A Dar9300_misc.c597 AR_TIME_OUT, AR_TIME_OUT_ACK, ar9300_mac_to_clks(ah, us)); in ar9300_set_ack_timeout()
606 u_int clks = MS(OS_REG_READ(ah, AR_TIME_OUT), AR_TIME_OUT_ACK); in ar9300_get_ack_timeout()
3816 OS_REG_WRITE(ah, AR_TIME_OUT, 0x00000400); in ar9300_tx99_start()
H A Dar9300reg.h1364 #define AR_TIME_OUT AR_MAC_PCU_OFFSET(MAC_PCU_ACK_CTS_TIMEOUT) macro
/dragonfly/sys/dev/netif/ath/ath_hal/ar5416/
H A Dar5416_reset.c369 OS_REG_WRITE(ah, AR_TIME_OUT,