Home
last modified time | relevance | path

Searched refs:AUX_SW_STATUS (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/display/dc/i2caux/dce110/
H A Daux_engine_dce110.h37 SRI(AUX_SW_STATUS, DP_AUX, id), \
47 uint32_t AUX_SW_STATUS; member
H A Daux_engine_dce110.c273 REG_WAIT(AUX_SW_STATUS, AUX_SW_DONE, 0, in submit_channel_request()
286 *sw_status = REG_GET(AUX_SW_STATUS, AUX_SW_REPLY_BYTE_COUNT, in read_channel_reply()
399 value = REG_WAIT(AUX_SW_STATUS, AUX_SW_DONE, 1, in get_channel_status()
426 AUX_SW_STATUS, in get_channel_status()
/dragonfly/sys/dev/drm/amd/display/dc/dce/
H A Ddce_aux.h36 SRI(AUX_SW_STATUS, DP_AUX, id), \
46 uint32_t AUX_SW_STATUS; member
H A Ddce_aux.c195 REG_WAIT(AUX_SW_STATUS, AUX_SW_DONE, 0, in submit_channel_request()
261 *sw_status = REG_GET(AUX_SW_STATUS, AUX_SW_REPLY_BYTE_COUNT, in read_channel_reply()
374 value = REG_WAIT(AUX_SW_STATUS, AUX_SW_DONE, 1, in get_channel_status()
402 AUX_SW_STATUS, in get_channel_status()
/dragonfly/sys/dev/drm/radeon/
H A Dradeon_dp_auxch.c153 tmp = RREG32(AUX_SW_STATUS + aux_offset[instance]); in radeon_dp_aux_transfer_native()
H A Dnid.h848 #define AUX_SW_STATUS 0x6210 macro