Home
last modified time | relevance | path

Searched refs:CG_SPLL_FUNC_CNTL_3 (Results 1 – 18 of 18) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Drv740d.h37 #define CG_SPLL_FUNC_CNTL_3 0x608 macro
H A Drv730d.h40 #define CG_SPLL_FUNC_CNTL_3 0x608 macro
H A Drv740_dpm.c294 RREG32(CG_SPLL_FUNC_CNTL_3); in rv740_read_clock_registers()
H A Drv730_dpm.c207 RREG32(CG_SPLL_FUNC_CNTL_3); in rv730_read_clock_registers()
H A Drv770d.h104 #define CG_SPLL_FUNC_CNTL_3 0x608 macro
H A Dnid.h550 #define CG_SPLL_FUNC_CNTL_3 0x608 macro
H A Dsid.h99 #define CG_SPLL_FUNC_CNTL_3 0x608 macro
H A Dcikd.h260 #define CG_SPLL_FUNC_CNTL_3 0xC0500148 macro
H A Devergreend.h86 #define CG_SPLL_FUNC_CNTL_3 0x608 macro
H A Drv770_dpm.c1530 RREG32(CG_SPLL_FUNC_CNTL_3); in rv770_read_clock_registers()
H A Dni_dpm.c1185 ni_pi->clock_registers.cg_spll_func_cntl_3 = RREG32(CG_SPLL_FUNC_CNTL_3); in ni_read_clock_registers()
H A Dci_dpm.c1913 RREG32_SMC(CG_SPLL_FUNC_CNTL_3); in ci_read_clock_registers()
H A Dsi_dpm.c3572 si_pi->clock_registers.cg_spll_func_cntl_3 = RREG32(CG_SPLL_FUNC_CNTL_3); in si_read_clock_registers()
/dragonfly/sys/dev/drm/amd/powerplay/smumgr/
H A Dfiji_smumgr.c903 spll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, CG_SPLL_FUNC_CNTL_3, in fiji_calculate_sclk_params()
907 spll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, CG_SPLL_FUNC_CNTL_3, in fiji_calculate_sclk_params()
H A Diceland_smumgr.c832 CG_SPLL_FUNC_CNTL_3, SPLL_FB_DIV, fbdiv); in iceland_calculate_sclk_params()
836 CG_SPLL_FUNC_CNTL_3, SPLL_DITHEN, 1); in iceland_calculate_sclk_params()
H A Dci_smumgr.c331 spll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, CG_SPLL_FUNC_CNTL_3, in ci_calculate_sclk_params()
335 spll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, CG_SPLL_FUNC_CNTL_3, in ci_calculate_sclk_params()
H A Dtonga_smumgr.c565 CG_SPLL_FUNC_CNTL_3, SPLL_FB_DIV, fbdiv); in tonga_calculate_sclk_params()
569 CG_SPLL_FUNC_CNTL_3, SPLL_DITHEN, 1); in tonga_calculate_sclk_params()
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dsi_dpm.c4032 si_pi->clock_registers.cg_spll_func_cntl_3 = RREG32(CG_SPLL_FUNC_CNTL_3); in si_read_clock_registers()