Home
last modified time | relevance | path

Searched refs:DCCG_PERFMON_CNTL__DCCG_PERF_MODE_HSYNC_MASK (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h3003 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_HSYNC_MASK 0x00000080L macro
H A Ddce_8_0_sh_mask.h1647 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_HSYNC_MASK 0x80 macro
H A Ddce_10_0_sh_mask.h1649 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_HSYNC_MASK 0x80 macro
H A Ddce_11_0_sh_mask.h1597 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_HSYNC_MASK 0x80 macro
H A Ddce_11_2_sh_mask.h1759 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_HSYNC_MASK 0x80 macro
H A Ddce_12_0_sh_mask.h2656 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_HSYNC_MASK … macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h2020 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_HSYNC_MASK … macro