Home
last modified time | relevance | path

Searched refs:DC_OK (Results 1 – 14 of 14) sorted by relevance

/dragonfly/sys/dev/drm/amd/display/dc/core/
H A Ddc_link_hwss.c27 return DC_OK; in core_link_read_dpcd()
41 return DC_OK; in core_link_write_dpcd()
108 enum dc_status result = DC_OK; in edp_receiver_ready_T9()
118 if (result != DC_OK) in edp_receiver_ready_T9()
129 enum dc_status result = DC_OK; in edp_receiver_ready_T7()
132 if (result == DC_OK && edpRev < DP_EDP_12) in edp_receiver_ready_T7()
140 if (result != DC_OK) in edp_receiver_ready_T7()
H A Ddc_link.c1403 status = DC_OK; in enable_link_dp()
1440 return DC_OK; in enable_link_dp_mst()
1913 status = DC_OK; in enable_link()
1916 status = DC_OK; in enable_link()
2036 return DC_OK; in dc_link_validate_mode_timing()
2059 return DC_OK; in dc_link_validate_mode_timing()
2343 return DC_OK; in allocate_mst_payload()
2422 return DC_OK; in deallocate_mst_payload()
2446 if (status != DC_OK) { in core_link_enable_stream()
H A Ddc_link_dp.c1633 if (dpcd_result != DC_OK) { in hpd_rx_irq_check_link_loss_status()
1677 if (retval != DC_OK) in read_hpd_rx_irq_data()
2039 if (result != DC_OK) { in dc_link_handle_hpd_rx_irq()
2123 enum dc_status st = DC_OK; in is_mst_supported()
2133 if (st == DC_OK && rev.raw >= DPCD_REV_12) { in is_mst_supported()
2137 if (st == DC_OK && cap.bits.MST_CAP == 1) in is_mst_supported()
2360 if (status == DC_OK) in retrieve_link_cap()
2364 if (status != DC_OK) { in retrieve_link_cap()
H A Ddc_resource.c1144 return DC_OK; in resource_build_scaling_params_for_context()
1763 if (res != DC_OK) in dc_add_stream_to_ctx()
1838 return DC_OK; in dc_remove_stream_from_ctx()
1978 return DC_OK; in resource_map_pool_resources()
2012 if (result != DC_OK) in dc_validate_global_state()
2048 if (result == DC_OK) in dc_validate_global_state()
2744 return DC_OK; in resource_map_clock_resources()
2915 enum dc_status res = DC_OK; in dc_validate_stream()
2922 if (res == DC_OK) in dc_validate_stream()
2929 if (res == DC_OK) in dc_validate_stream()
[all …]
H A Ddc.c915 if (result != DC_OK) in dc_commit_state_no_check()
983 return DC_OK; in dc_commit_state()
996 return (result == DC_OK); in dc_commit_state()
/dragonfly/sys/dev/drm/amd/display/dc/inc/
H A Dcore_status.h30 DC_OK = 1, enumerator
/dragonfly/sys/dev/drm/amd/display/dc/dce100/
H A Ddce100_resource.c716 return DC_OK; in build_mapped_resource()
772 return DC_OK; in dce100_validate_global()
784 if (result == DC_OK) in dce100_add_stream_to_ctx()
787 if (result == DC_OK) in dce100_add_stream_to_ctx()
806 return DC_OK; in dce100_validate_plane()
/dragonfly/sys/dev/drm/amd/display/dc/dce110/
H A Ddce110_resource.c806 return DC_OK; in build_mapped_resource()
890 return DC_OK; in dce110_validate_plane()
946 return DC_OK; in dce110_validate_global()
958 if (result == DC_OK) in dce110_add_stream_to_ctx()
962 if (result == DC_OK) in dce110_add_stream_to_ctx()
H A Ddce110_hw_sequencer.c666 return DC_OK; in bios_parser_crtc_source_select()
1350 return DC_OK; in dce110_enable_stream_timing()
1401 return DC_OK; in apply_single_controller_ctx_to_hw()
1405 if (DC_OK != bios_parser_crtc_source_select(pipe_ctx)) { in apply_single_controller_ctx_to_hw()
1461 return DC_OK; in apply_single_controller_ctx_to_hw()
2041 return DC_OK; in dce110_apply_ctx_to_hw()
2094 if (DC_OK != status) in dce110_apply_ctx_to_hw()
2103 return DC_OK; in dce110_apply_ctx_to_hw()
/dragonfly/sys/dev/drm/amd/display/dc/dce112/
H A Ddce112_resource.c763 return DC_OK; in build_mapped_resource()
867 return DC_OK; in resource_map_phy_clock_resources()
899 if (result == DC_OK) in dce112_add_stream_to_ctx()
903 if (result == DC_OK) in dce112_add_stream_to_ctx()
917 return DC_OK; in dce112_validate_global()
/dragonfly/sys/dev/drm/amd/display/dc/dcn10/
H A Ddcn10_resource.c997 return DC_OK; in build_mapped_resource()
1010 if (result == DC_OK) in dcn10_add_stream_to_ctx()
1014 if (result == DC_OK) in dcn10_add_stream_to_ctx()
1076 return DC_OK; in dcn10_validate_plane()
H A Ddcn10_hw_sequencer.c641 return DC_OK; in dcn10_enable_stream_timing()
710 return DC_OK; in dcn10_enable_stream_timing()
/dragonfly/sys/dev/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm.c3042 enum dc_status dc_result = DC_OK; in amdgpu_dm_connector_mode_valid()
3070 if (dc_result == DC_OK) in amdgpu_dm_connector_mode_valid()
3121 if (dc_validate_stream(dc, dm_crtc_state->stream) == DC_OK) in dm_crtc_helper_atomic_check()
3329 if (dc_validate_plane(dc, dm_plane_state->dc_state) == DC_OK) in dm_plane_atomic_check()
4964 dm_old_crtc_state->stream) != DC_OK) { in dm_update_crtcs_state()
5001 dm_new_crtc_state->stream) != DC_OK) { in dm_update_crtcs_state()
5302 if (dc_validate_global_state(dc, dm_state->context) != DC_OK) { in amdgpu_dm_atomic_check()
/dragonfly/sys/dev/drm/amd/display/dc/dce80/
H A Ddce80_resource.c776 return DC_OK; in dce80_validate_global()