Home
last modified time | relevance | path

Searched refs:DF_CS_AON0_DramBaseAddress0__IntLvNumChan_MASK (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/df/
H A Ddf_1_7_sh_mask.h44 #define DF_CS_AON0_DramBaseAddress0__IntLvNumChan_MASK 0x000000F0L macro
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Ddf_v1_7.c55 tmp &= DF_CS_AON0_DramBaseAddress0__IntLvNumChan_MASK; in df_v1_7_get_fb_channel_number()
/dragonfly/sys/dev/drm/amd/powerplay/hwmgr/
H A Dvega10_hwmgr.c69 #define DF_CS_AON0_DramBaseAddress0__IntLvNumChan_MASK … macro
908 DF_CS_AON0_DramBaseAddress0__IntLvNumChan_MASK) >> in vega10_hwmgr_backend_init()