Home
last modified time | relevance | path

Searched refs:DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h5686 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE__SHIFT 0x00000010 macro
H A Ddce_8_0_sh_mask.h7778 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE__SHIFT 0x10 macro
H A Ddce_10_0_sh_mask.h6822 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE__SHIFT 0x10 macro
H A Ddce_11_0_sh_mask.h6716 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE__SHIFT 0x10 macro
H A Ddce_11_2_sh_mask.h7796 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE__SHIFT 0x10 macro
H A Ddce_12_0_sh_mask.h4737 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE__SHIFT … macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h3707 #define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE__SHIFT … macro