Home
last modified time | relevance | path

Searched refs:DVOACLKD_CNTL__DVOACLKD_FINE_SKEW_CNTL__SHIFT (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h6668 #define DVOACLKD_CNTL__DVOACLKD_FINE_SKEW_CNTL__SHIFT 0x00000000 macro
H A Ddce_8_0_sh_mask.h1952 #define DVOACLKD_CNTL__DVOACLKD_FINE_SKEW_CNTL__SHIFT 0x0 macro
H A Ddce_10_0_sh_mask.h1840 #define DVOACLKD_CNTL__DVOACLKD_FINE_SKEW_CNTL__SHIFT 0x0 macro
H A Ddce_12_0_sh_mask.h3037 #define DVOACLKD_CNTL__DVOACLKD_FINE_SKEW_CNTL__SHIFT macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h2382 #define DVOACLKD_CNTL__DVOACLKD_FINE_SKEW_CNTL__SHIFT macro