Home
last modified time | relevance | path

Searched refs:EFFECTIVE_L1_QUEUE_SIZE (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Drv770.c912 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5); in rv770_pcie_gart_enable()
955 tmp = EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5); in rv770_pcie_gart_disable()
989 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5); in rv770_agp_enable()
H A Drv770d.h473 #define EFFECTIVE_L1_QUEUE_SIZE(x) ((x)<<18) macro
H A Dr600.c1141 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) | in r600_pcie_gart_enable()
1191 tmp = EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) | in r600_pcie_gart_disable()
1233 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) | in r600_agp_enable()
H A Devergreen.c2401 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5); in evergreen_pcie_gart_enable()
2451 tmp = EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5); in evergreen_pcie_gart_disable()
2484 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5); in evergreen_agp_enable()
H A Devergreend.h963 #define EFFECTIVE_L1_QUEUE_SIZE(x) ((x)<<18) macro
H A Dr600d.h348 #define EFFECTIVE_L1_QUEUE_SIZE(x) (((x) & 7) << 15) macro