Home
last modified time | relevance | path

Searched refs:HDMI_GC_CONT (Results 1 – 12 of 12) sorted by relevance

/dragonfly/sys/dev/drm/amd/display/dc/dce/
H A Ddce_stream_encoder.h140 SE_SF(HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, mask_sh),\
226 SE_SF(DIG0_HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, mask_sh),\
411 uint8_t HDMI_GC_CONT; member
541 uint32_t HDMI_GC_CONT; member
H A Ddce_stream_encoder.c635 HDMI_GC_CONT, 1, in dce110_stream_encoder_hdmi_set_stream_attribute()
/dragonfly/sys/dev/drm/amd/display/dc/dcn10/
H A Ddcn10_stream_encoder.h178 SE_SF(DIG0_HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, mask_sh),\
347 type HDMI_GC_CONT;\
H A Ddcn10_stream_encoder.c568 HDMI_GC_CONT, 1, in enc1_stream_encoder_hdmi_set_stream_attribute()
/dragonfly/sys/dev/drm/radeon/
H A Devergreen_hdmi.c334 HDMI_GC_CONT); /* send general control packets every frame */ in dce4_set_vbi_packet()
H A Drv770d.h706 # define HDMI_GC_CONT (1 << 5) /* 0 - once; 1 - every frame */ macro
H A Devergreend.h556 # define HDMI_GC_CONT (1 << 5) /* 0 - once; 1 - every frame */ macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_11_0_enum.h2092 typedef enum HDMI_GC_CONT { enum
2095 } HDMI_GC_CONT; typedef
H A Ddce_11_2_enum.h2555 typedef enum HDMI_GC_CONT { enum
2558 } HDMI_GC_CONT; typedef
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Ddce_v10_0.c1611 …tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, 1); /* send general control packet… in dce_v10_0_afmt_setmode()
H A Ddce_v11_0.c1653 …tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, 1); /* send general control packet… in dce_v11_0_afmt_setmode()
/dragonfly/sys/dev/drm/amd/include/
H A Dvega10_enum.h3964 typedef enum HDMI_GC_CONT { enum
3967 } HDMI_GC_CONT; typedef