Home
last modified time | relevance | path

Searched refs:HDP_MEM_COHERENCY_FLUSH_CNTL (Results 1 – 11 of 11) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Devergreen_dma.c53 radeon_ring_write(ring, (0xf << 16) | (HDP_MEM_COHERENCY_FLUSH_CNTL >> 2)); in evergreen_dma_fence_ring_emit()
H A Dsi_dma.c201 radeon_ring_write(ring, (0xf << 16) | (HDP_MEM_COHERENCY_FLUSH_CNTL >> 2)); in si_dma_vm_flush()
H A Dni_dma.c456 radeon_ring_write(ring, (0xf << 16) | (HDP_MEM_COHERENCY_FLUSH_CNTL >> 2)); in cayman_dma_vm_flush()
H A Dni.c1277 WREG32(HDP_MEM_COHERENCY_FLUSH_CNTL, 0x1); in cayman_pcie_gart_tlb_flush()
2710 radeon_ring_write(ring, PACKET0(HDP_MEM_COHERENCY_FLUSH_CNTL, 0)); in cayman_vm_flush()
H A Dnid.h233 #define HDP_MEM_COHERENCY_FLUSH_CNTL 0x5480 macro
H A Dsid.h687 #define HDP_MEM_COHERENCY_FLUSH_CNTL 0x5480 macro
H A Dcikd.h840 #define HDP_MEM_COHERENCY_FLUSH_CNTL 0x5480 macro
H A Devergreend.h919 #define HDP_MEM_COHERENCY_FLUSH_CNTL 0x5480 macro
H A Dsi.c4265 WREG32(HDP_MEM_COHERENCY_FLUSH_CNTL, 0x1); in si_pcie_gart_tlb_flush()
5084 radeon_ring_write(ring, HDP_MEM_COHERENCY_FLUSH_CNTL >> 2); in si_vm_flush()
H A Devergreen.c2361 WREG32(HDP_MEM_COHERENCY_FLUSH_CNTL, 0x1); in evergreen_pcie_gart_tlb_flush()
H A Dcik.c5437 WREG32(HDP_MEM_COHERENCY_FLUSH_CNTL, 0); in cik_pcie_gart_tlb_flush()