Home
last modified time | relevance | path

Searched refs:LB_SYNC_RESET_SEL (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/display/dc/dce110/
H A Ddce110_compressor.c119 set_reg_field_value(value, 3, LB_SYNC_RESET_SEL, LB_SYNC_RESET_SEL); in reset_lb_on_vblank()
120 set_reg_field_value(value, 1, LB_SYNC_RESET_SEL, LB_SYNC_RESET_SEL2); in reset_lb_on_vblank()
136 set_reg_field_value(value, 2, LB_SYNC_RESET_SEL, LB_SYNC_RESET_SEL); in reset_lb_on_vblank()
137 set_reg_field_value(value, 0, LB_SYNC_RESET_SEL, LB_SYNC_RESET_SEL2); in reset_lb_on_vblank()
/dragonfly/sys/dev/drm/radeon/
H A Dbtcd.h164 #define LB_SYNC_RESET_SEL 0x6b28 macro
H A Dnid.h872 #define LB_SYNC_RESET_SEL 0x6b28 macro
H A Dbtc_dpm.c1741 if (((RREG32(LB_SYNC_RESET_SEL) & LB_SYNC_RESET_SEL_MASK) >> LB_SYNC_RESET_SEL_SHIFT) != 1) in btc_stop_smc()
H A Dni_dpm.c1086 tmp = RREG32(LB_SYNC_RESET_SEL) & LB_SYNC_RESET_SEL_MASK; in ni_stop_smc()