Home
last modified time | relevance | path

Searched refs:MC_SEQ_MISC0_GDDR5_MASK (Results 1 – 11 of 11) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Dbtcd.h121 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
H A Dnid.h211 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
792 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
H A Drv770d.h287 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
H A Dsid.h559 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
H A Dcikd.h684 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
H A Dni.c649 mem_type = (RREG32(MC_SEQ_MISC0) & MC_SEQ_MISC0_GDDR5_MASK) >> MC_SEQ_MISC0_GDDR5_SHIFT; in ni_mc_load_microcode()
H A Drv770_dpm.c1601 if (((tmp & MC_SEQ_MISC0_GDDR5_MASK) >> MC_SEQ_MISC0_GDDR5_SHIFT) == in rv770_get_memory_type()
H A Dci_dpm.c5129 if (((tmp & MC_SEQ_MISC0_GDDR5_MASK) >> MC_SEQ_MISC0_GDDR5_SHIFT) == in ci_get_memory_type()
H A Dsi_dpm.c3210 …is_memory_gddr5 = (MC_SEQ_MISC0_GDDR5_VALUE == ((tmp & MC_SEQ_MISC0_GDDR5_MASK) >> MC_SEQ_MISC0_GD… in si_is_special_1gb_platform()
/dragonfly/sys/dev/drm/amd/powerplay/hwmgr/
H A Dsmu7_hwmgr.c74 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dsi_dpm.c3669 …is_memory_gddr5 = (MC_SEQ_MISC0_GDDR5_VALUE == ((tmp & MC_SEQ_MISC0_GDDR5_MASK) >> MC_SEQ_MISC0_GD… in si_is_special_1gb_platform()