Home
last modified time | relevance | path

Searched refs:MC_SEQ_RAS_TIMING_LP (Results 1 – 11 of 11) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Dbtcd.h147 #define MC_SEQ_RAS_TIMING_LP 0x2a6c macro
H A Dbtc_dpm.c1858 *out_reg = MC_SEQ_RAS_TIMING_LP >> 2; in btc_check_s0_mc_reg_index()
2027 WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING)); in btc_initialize_mc_reg_table()
H A Dnid.h805 #define MC_SEQ_RAS_TIMING_LP 0x2a6c macro
H A Dsid.h573 #define MC_SEQ_RAS_TIMING_LP 0x2a6c macro
H A Dcikd.h698 #define MC_SEQ_RAS_TIMING_LP 0x2a6c macro
H A Devergreend.h323 #define MC_SEQ_RAS_TIMING_LP 0x2a6c macro
H A Dni_dpm.c2772 *out_reg = MC_SEQ_RAS_TIMING_LP >> 2; in ni_check_s0_mc_reg_index()
2881 WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING)); in ni_initialize_mc_reg_table()
H A Dcypress_dpm.c971 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_RAS_TIMING_LP >> 2; in cypress_set_mc_reg_address_table()
H A Dci_dpm.c4444 *out_reg = MC_SEQ_RAS_TIMING_LP >> 2; in ci_check_s0_mc_reg_index()
4667 WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING)); in ci_initialize_mc_reg_table()
H A Dsi_dpm.c5430 *out_reg = MC_SEQ_RAS_TIMING_LP >> 2; in si_check_s0_mc_reg_index()
5543 WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING)); in si_initialize_mc_reg_table()
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dsi_dpm.c5885 *out_reg = MC_SEQ_RAS_TIMING_LP; in si_check_s0_mc_reg_index()
5998 WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING)); in si_initialize_mc_reg_table()