Home
last modified time | relevance | path

Searched refs:PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h8214 #define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT 0x0000001d macro
H A Ddce_8_0_sh_mask.h66 #define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT 0x1d macro
H A Ddce_10_0_sh_mask.h66 #define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT 0x1d macro
H A Ddce_11_0_sh_mask.h66 #define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT 0x1d macro
H A Ddce_11_2_sh_mask.h66 #define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE__SHIFT 0x1d macro